IP Library Granted Patent US 7,297,559
Granted Patent B2
US 7,297,559 · App. 11/260,243 · Granted Nov 20, 2007

Method of fabricating memory and memory

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,297,559
App. No.
11/260,243
Granted
Nov 20, 2007
Kind
B2
Abstract

A method of fabricating a memory capable of improving the strength of a signal read from a memory cell is provided. This method of fabricating a memory comprises steps of forming a storage part and an etched thin-film part by partially etching a storage material film formed on a first electrode film by a prescribed thickness, forming an insulator film to cover at least the thin-film part of the storage material film and patterning the insulator film and the thin-film part of the storage material film by forming an etching mask on a prescribed region of the insulator film and thereafter etching the insulator film and the thin-film part of the storage material film through the etching mask.

Claims (25)

1. A method of fabricating a memory, comprising steps of:

forming a storage material film on a first electrode film;

forming a storage part and an etched thin-film part by partially etching said storage material film by a prescribed thickness;

forming an insulator film to cover at least said thin-film part of said storage material film; and

patterning said insulator film and said thin-film part of said storage material film by forming an etching mask on a prescribed region of said insulator film and thereafter etching said insulator film and said thin-film part of said storage material film through said etching mask.

2. The method of fabricating a memory according to claim 1 , wherein

said step of forming said storage part and said thin-film part includes a step of partially etching said storage material film so that said thin-film part has a thickness of at least about 15% of the thickness of said storage material film on the average.

3. The method of fabricating a memory according to claim 2 , wherein

said step of forming said storage part and said thin-film part includes a step of partially etching said storage material film so that said thin-film part has a thickness of not more than about 95% of the thickness of said storage material film on the average.

4. The method of fabricating a memory according to claim 2 , wherein

said step of forming said storage part and said thin-film part includes a step of partially etching said storage material film with etching gas containing no chlorine-based gas.

5. The method of fabricating a memory according to claim 1 , said memory further comprising a memory cell array region formed with said storage material film, a peripheral circuit region and a connecting wire for connecting said memory cell array region and said peripheral circuit region with each other, wherein

said step of patterning said insulator film and said thin-film part of said storage material film includes a step of patterning said insulator film and said thin-film part of said storage material film so that no said thin-film part of said storage material film is present at least in the vicinity of a region connecting said memory cell array region and said connecting wire with each other.

6. The method of fabricating a memory according to claim 5 , further comprising steps of:

forming an interlayer dielectric film covering at least a portion close to said region connecting said memory cell array region and said connecting wire with each other after patterning said insulator film and said thin-film part of said storage material film, and

forming an opening for connecting said memory cell array region and said connecting wire with each other by etching a prescribed region of said interlayer dielectric film.

7. The method of fabricating a memory according to claim 6 , further comprising a step of connecting said first electrode film of said memory cell array region and said connecting wire with each other through said opening.

8. The method of fabricating a memory according to claim 1 , wherein

said step of forming said insulator film includes a step of forming said insulator film having a function of inhibiting hydrogen from diffusion.

9. The method of fabricating a memory according to claim 1 , wherein

said first electrode film includes a first lower electrode film and a second lower electrode film formed on said first lower electrode film.

10. The method of fabricating a memory according to claim 9 , wherein

said first lower electrode film has a function of inhibiting oxygen from diffusion.

11. The method of fabricating a memory according to claim 1 , wherein

said storage material film is either a ferroelectric film or a colossal magnetoresistance film.

Assignments (1)
MERGER Recorded Jan 12, 2016
From: PATRENELLA CAPITAL LTD., LLC
To: OL SECURITY LIMITED LIABILITY COMPANY
Reel/Frame 037487/0672 →