IP Library Granted Patent US 7,675,061
Granted Patent B2
US 7,675,061 · App. 11/262,176 · Granted Mar 9, 2010

Display device and driving method thereof

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,675,061
App. No.
11/262,176
Granted
Mar 9, 2010
Kind
B2
Abstract

A display device includes a first pixel and a second pixel. The first pixel and the second pixel are defined by a first gate bus line, a second gate bus line, a first power supply line and a second power supply line. A data bus line between the first supply line and the second supply line divides the first pixel from the second pixel line. Accordingly, the pixel shares a data bus line or a power supply line with adjacent pixel. Advantageously, thereby, more space between lines prevents defects caused during fabricating the display device and improve a reliability of the display device.

Claims (51)

1. A display device comprising:

a first gate bus line extending in a first direction;

a second gate bus line adjacent to the first gate bus line and extending in the first direction;

a first power supply line extending in a second direction;

a second power supply line adjacent to the first power supply line and extending in the second direction;

a data bus line extending in the second direction and being positioned between the first and the second power supply line; and

a first pixel and a second pixel positioned between the first gate bus line, the second gate bus line, the first power supply line and the second power supply line,

wherein the first pixel and the second pixel share the data bus line,

wherein the first pixel comprises:

a first switching transistor electrically connected to the data bus line and the first gate bus line; and

a first controlling transistor electrically connected to the second gate bus line, and

wherein the second pixel comprises:

a second switching transistor electrically connected to the data bus line and the first gate bus line; and

a second controlling transistor electrically connected to the first gate bus line.

2. The display device of claim 1 , wherein the first pixel further comprises:

a first driving transistor electrically connected to the first switching transistor and the first power supply line; and

a light emitting element connected to the first driving transistor.

3. The display device of claim 2 , wherein the light emitting element emits light when the first gate bus line and the second gate bus line activates at the same time.

4. The display device of claim 3 , further comprising a first charge storage device coupled between the first driving transistor and the first power supply line.

5. The display device of claim 4 wherein the second pixel comprises:

a second driving transistor electrically connected to the second switching transistor; and

a second light emitting element electrically connected to the driving transistor.

6. The display device of claim 5 , wherein the second light emitting element emits light in response to a signal provided on the first gate bus line.

7. The display device of claim 6 , further comprising a second storage capacitor connected between the second driving transistor and the second power supply line.

8. The display device of claim 7 , wherein the second controlling transistor is coupled between the second switching transistor and the second driving transistor.

9. The display device of claim 8 , wherein a distance between the data bus line and adjacent data bus line is about 160 μm to 200 μm.

10. A display device comprising;

a first gate bus line extending in a first direction;

a second gate bus line adjacent to the first gate bus line and extending in the first direction;

a first power supply line extending in a second direction;

a second power supply line positioned in parallel to the first power supply line;

a data bus line extending in the second direction and positioned between the first power supply line and the second power supply line;

a first switching transistor electrically connected to the first gate bus line and the data bus line;

a first driving transistor electrically connected to the first power supply line;

a first controlling transistor electrically connected to the second gate bus line, the first switching transistor and the first driving transistor;

a first light emitting element electrically connected to the first driving transistor;

a second switching transistor electrically connected to the first gate bus line and the data bus line;

a second driving transistor electrically connected to the second switching transistor and the second power supply line;

a second controlling transistor electrically connected to the first gate bus line, the second switching transistor and the second driving transistor; and

a second light emitting element electrically connected to the second driving transistor.

11. The display device of claim 10 , further comprising a first storage capacitor electrically connected between the first driving transistor and the first power supply line.

12. The display device of claim 11 , further comprising a second storage capacitor connected between the second driving transistor and the second power supply line.

13. A display device comprising:

a first pixel and a second pixel adjacent to the first pixel, wherein the first pixel and second pixel are bounded by a first gate bus line) a second gate bus line, a first power supply line and a second power supply line;

a data bus line positioned between the first and the second power supply line,

wherein the first pixel comprises:

a first switching transistor electrically connected to the data bus line and the first gate bus line; and

a first controlling transistor electrically connected to the second gate bus line, and

wherein the second pixel comprises:

a second switching transistor electrically connected to the data bus line and the first gate bus line; and

a second controlling transistor electrically connected to the first gate bus line.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 22, 2012
From: SAMSUNG ELECTRONICS CO., LTD.
To: SAMSUNG DISPLAY CO., LTD.
Reel/Frame 029007/0959 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 27, 2005
From: JOO, IN-SU; KO, CHUN-SEOK; JUNG, KWANG-CHUL
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 017161/0703 →