Clock-edge modulated serial link with DC-balance control
View Patent ↗A battery powered computing device has a channel configured as a single direct current balanced differential channel. A signal transmitter is connected to the channel. The signal transmitter is configured to apply clock edge modulated signals to the channel, where the clock edge modulated signals include direct current balancing control signals. A signal receiver is connected to the channel. The signal receiver is configured to recover the direct current balancing control signals.
1. A signal transmitter, comprising:
a channel node to interface with a single direct current balanced differential channel; and
circuitry connected to the channel node, the circuitry being configured to multiplex clock, data and control signals and apply them to the channel node, wherein the clock signal is pulse width modulated to incorporate direct current balancing control signals.
2. The signal transmitter of claim 1 wherein the circuitry is configured to specify a low direct current value at a first duty cycle position.
3. The signal transmitter of claim 2 wherein the circuitry is configured to specify a high direct current value at a second duty cycle position.
4. The signal transmitter of claim 3 wherein the circuitry is configured to specify a no change direct current value at a third duty cycle position.
5. The signal transmitter of claim 1 wherein the circuitry generates multiple phase signals.
6. The signal transmitter of claim 5 wherein the circuitry includes a multiplexer to process the multiple phase signals and serialized data.
7. The signal transmitter of claim 6 wherein the circuitry includes a voltage mode driver to process the output of the multiplexer.
8. A signal receiver, comprising:
a channel node to interface with a channel configured as a single direct current balanced differential channel; and
circuitry connected to the channel node, the circuitry configured to de-multiplex clock, data and control signals from the channel node, wherein the circuitry identifies direct current balancing control signals within a pulse width modulated clock signal.
9. The signal receiver of claim 8 wherein the circuitry includes an amplifier to process signals from the channel.
10. The signal receiver of claim 9 wherein the circuitry includes a delay-locked loop to process output from the amplifier.
11. The signal receiver of claim 10 wherein the delay-locked loop generates multiple phase signals for application to a pulse width modulated decoder.
12. The signal receiver of claim 11 wherein the delay-locked loop generates multiple phase signals for application to a phase detector.
13. A battery powered computing device, comprising:
a channel configured as a single direct current balanced differential channel;
a signal transmitter connected to the channel, the signal transmitter being configured to multiplex clock, data, and control signals, wherein the clock signal is pulse width modulated to incorporate direct current balancing control signals, the signal transmitter configured to apply the multiplexed signals to the channel; and
a signal receiver connected to the channel, the signal receiver configured to de-multiplex the clock, data and control signals from the channel node, the signal receiver configured to identify and recover the direct current balancing control signals from the pulse width modulated clock signal.
14. The battery powered computing device of claim 13 wherein the signal transmitter includes a voltage-mode driver.
15. The battery powered computing device of claim 13 wherein the channel is terminated only at the signal receiver.
16. The battery powered computing device of claim 13 further comprising a graphics controller connected to the signal transmitter.
17. The battery powered computing device of claim 13 further comprising a display controller connected to the signal receiver.
18. The battery powered computing device of claim 13 wherein the signal transmitter and the signal receiver are configured to exchange configuration information using a common mode signal on the channel.
19. The battery powered computing device of claim 13 wherein the signal transmitter and the signal receiver are configured for bidirectional data transfers over the channel.