IP Library › Granted Patent US 7,164,376
Granted Patent B2
US 7,164,376 · App. 11/271,440 · Granted Jan 16, 2007

Dual-mode delta-sigma analog to digital converter system and method

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,164,376
App. No.
11/271,440
Granted
Jan 16, 2007
Kind
B2
Abstract

A dual-mode delta-sigma analog to digital converter system is disclosed that uses a feed forward modulator and includes a low frequency resonator circuit and a high frequency resonator circuit and includes a feed-forward path from the final integrator in the high-frequency resonator circuit to a summer. The digital converter system includes a selection unit for permitting the high frequency resonator circuit and the low frequency resonator circuit to be employed in a first mode of operation. The system also permits the high frequency resonator circuit and the feed-forward path from the final integrator in the high-frequency resonator circuit to the summer to be disabled in a second mode of operation.

Claims (10)

1. A dual-mode delta-sigma analog to digital converter system that uses a feed-forward modulator and includes a low-frequency resonator circuit and a high-frequency resonator circuit with a feed-forward path from the final integrator in the high-frequency resonator circuit to a summer, said digital converter system comprising selection means for permitting said high frequency resonator circuit and said low frequency resonator circuit to be employed in a first mode of operation, and for permitting said high frequency resonator circuit including said feed-forward path from the final integrator in the high-frequency resonator circuit to the summer to be disabled in a second mode of operation.

2. The converter system as claimed in claim 1 , wherein said converter system includes a plurality of integrator units.

3. The converter system as claimed in claim 1 , wherein said low frequency resonator circuit precedes said high frequency resonator circuit in the feed-forward architecture.

4. The converter system as claimed in claim 1 , wherein said system provides a narrower bandwidth but greater quantization noise suppression in said second mode of operation.

5. The converter system as claimed in claim 1 , wherein said first mode of operation is for WCDMA operation and said second mode of operation is for TD-SCDMA operation.

6. A method of providing dual-mode delta-sigma analog to digital conversion using a feed-forward modulator and a low-frequency resonator circuit and a high-frequency resonator circuit with a feed-forward path from the final integrator in the high-frequency resonator circuit to a summer, said method comprising the steps of permitting said high frequency resonator circuit and said low frequency resonator circuit to be employed in a first mode of operation, and permitting said high frequency resonator circuit including said feed-forward path from the final integrator in the high-frequency resonator circuit to the summer to be disabled in a second mode of operation.

7. The method as claimed in claim 6 , wherein said high frequency resonator circuit includes a plurality of integrator units.

8. The method as claimed in claim 6 , wherein said low frequency resonator circuit precedes said high frequency resonator circuit in the feed-forward architecture.

9. The method as claimed in claim 6 , wherein said system provides a narrower bandwidth but greater quantization noise suppression in said second mode of operation.

10. The method as claimed in claim 6 , wherein said first mode of operation is for WCDMA operation and said second mode of operation is for TD-SCDMA operation.