IP Library Granted Patent US 7,333,379
Granted Patent B2
US 7,333,379 · App. 11/275,539 · Granted Feb 19, 2008

Balanced sense amplifier circuits with adjustable transistor body bias

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,333,379
App. No.
11/275,539
Granted
Feb 19, 2008
Kind
B2
Abstract

Structures of balanced sense amplifier circuits and methods for operating the same. The structure comprises a reading circuit, which includes a first transistor and a second transistor. The first and second transistors comprise (i) a first transistor body and a second transistor body, respectively and (ii) a first transistor gate electrode and a second transistor gate electrode, respectively. The structure also comprises a control circuit, which is electrically coupled to the first and second transistor bodies. The structure further comprises a testing circuit, which is electrically coupled to the control circuit and the first and second transistors of the reading circuit. The testing circuit is capable of determining whether strengths of the first and second transistors are different. In response to the testing circuit determining that the strengths of the first and second transistors are different, the control circuit is capable of adjusting the voltage of the first transistor body.

Claims (11)

1. A circuit adjusting method, comprising:

providing a digital circuit, which includes:

(a) a reading circuit, which includes a first transistor and a second transistor, wherein the first and second transistors comprise: (i) a first transistor body and a second transistor body, respectively and (ii) a first transistor gate electrode and a second transistor gate electrode, respectively,

(b) a control circuit, which is electrically coupled to the first and second transistor bodies, respectively, and

(c) a testing circuit, which is electrically coupled to the control circuit and the first and second transistors of the reading circuit;

using the testing circuit to determine, for a first balanced determination round, whether strengths of the first and second transistors are different; and

in response to the testing circuit determining that the strengths of the first and second transistors are different, using the testing circuit to cause the control circuit to adjust the voltage of the first transistor body for a first time,

wherein the control circuit comprises a multiplexer,

wherein the multiplexer includes a first multiplexer output node and a second multiplexer output node,

wherein the first multiplexer output node is electrically coupled to the first transistor body, and

wherein the second multiplexer output node is electrically coupled to the second transistor body.

Assignments (1)
CHANGE OF NAME Recorded Dec 20, 2021
From: FACEBOOK, INC.
To: META PLATFORMS, INC.
Reel/Frame 058553/0802 →