IP Library Patent Application 11284350
Patent Application
App. No. 11/284,350

Nanoscopic wire-based devices and arrays

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
11/284,350
Abstract

Electrical devices comprised of nanoscopic wires are described, along with methods of their manufacture and use. The nanoscopic wires can be nanotubes, preferably single-walled carbon nanotubes. They can be arranged in crossbar arrays using chemically patterned surfaces for direction, via chemical vapor deposition. Chemical vapor deposition also can be used to form nanotubes in arrays in the presence of directing electric fields, optionally in combination with self-assembled monolayer patterns. Bistable devices are described.

Claims (11)

1 - 89 . (canceled)

90 . An article, comprising:

an array of memory defined at least in part by an array of nanoscopic wires reversibly moveable between a first stable state and a second stable state, the wires positioned across a series of trenches.

91 . The article of claim 90 , wherein the memory is RAM.

92 - 93 . (canceled)

94 . An article, comprising:

a memory element comprising a plurality of nanoscopic wires crossing a plurality of conductors, the memory element able to rectify signals between the plurality of nanoscopic wires.

95 . An article, comprising:

an array comprising a wire disposed proximate a conductor, the wire and the conductor together defining a memory element able to be switched between at least two readable states, the array free of means addressing the memory element to effect switching of the memory element between the at least two states.

96 . An article comprising:

an array comprising a wire disposed proximate a conductor, the wire and the conductor together defining a memory element able to be switched between at least two readable states, the array free of auxiliary circuitry defining the memory element.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 10, 2008
From: LIEBER, CHARLES M.; RUECKES, THOMAS; JOSELEVICH, ERNESTO; KIM, KEVIN
To: PRESIDENT AND FELLOWS OF HARVARD COLLEGE
Reel/Frame 021075/0092 →