IP Library Granted Patent US 7,543,176
Granted Patent B2
US 7,543,176 · App. 11/320,034 · Granted Jun 2, 2009

Background consistency checking in an optical transceiver

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,543,176
App. No.
11/320,034
Granted
Jun 2, 2009
Kind
B2
Abstract

A method that enables an optical transceiver (or optical transmitter or optical receiver) to perform consistency checking such as Cyclic Redundancy Checking (CRC) in the background while the transceiver is in operation. The optical transceiver includes a system memory and a consistency checker component. The optical transceiver determines that consistency checking is to be performed and identifies non-contiguous static portions of the system memory to be checked. The consistency checker reads the non-contiguous static portions of system memory and determines whether or not the portions of system memory are consistent with an expected consistency check value.

Claims (61)

1. In an optical transceiver including a system memory and a consistency checker component, a method for the consistency checker component to check portions of system memory for consistency error during operation of the optical transceiver, the method comprising:

an act of operating the optical transceiver, wherein operating the optical transceiver includes at least one of transmitting optical signals, receiving optical signals, or communicating with a host device coupled to the optical transceiver;

during the act of operating the optical transceiver, an act of performing the following:

an act of determining that consistency checking is to be performed on one or more portions of the system memory;

in response to the act of determining that consistency checking is to be performed, an act of the consistency checker component identifying one or more portions of the system memory that are to be subjected to consistency checking;

an act of the consistency checker component reading at least one of the one or more portions of the system memory that are to be subjected to consistency checking; and

an act of the consistency checker component determining whether or not data from the at least one of the one or more portions of system memory is consistent with an expected consistency check value.

2. A method in accordance with claim 1 , wherein the act of the consistency checker component determining whether or not the data in the at least one of the one or more portions of system memory is consistent with an expected consistency check value comprises the following:

an act of the consistency checker component determining that the specified data does not have the expected consistency check value; and

an act of the consistency checker component initiating an optical transceiver warm reboot process.

3. A method in accordance with claim 1 , wherein the act of the consistency checker component determining whether or not the data in the at least one of the one or more portions of system memory is consistent with an expected consistency check value comprises the following:

an act of the consistency checker component determining that the specified data does not have the expected consistency check value; and

an act of the consistency checker component conveying this information to a host computing system coupled to the optical transceiver.

4. A method in accordance with claim 1 , wherein the consistency checker component is a processor.

5. A method in accordance with claim 1 , wherein the consistency checker component is a state machine.

6. A method in accordance with claim 1 , wherein the system memory further has thereon a memory-check table, and the act of the consistency checker component identifying one or more portions of the system memory that are to be subjected to consistency checking further comprises:

an act of reading a first entry in the memory-check table, the first entry identifying a first static portion of the system memory; and

an act of reading a second entry in the memory-check table, the second entry identifying a second static portion of the system memory.

7. A method in accordance with claim 1 , wherein the act of the consistency checker component determining whether or not data from the at least one of the one or more portions of system memory is consistent with an expected consistency check value comprises:

an act of performing a Cyclic Redundancy Checking (CRC) computation.

8. An optical transmitter comprising:

a system memory, the system memory including a plurality of static portions that are to be subjected to consistency checking and plurality of non-static portions that are not to be subjected to consistency checking, the static portions being interleaved with the non-static portions such that the static portion are non-contiguous;

a consistency checker component configured to perform consistency checking on one or more of the static portions of system memory, wherein the consistency checking comprises:

operating the optical transmitter, wherein operating the optical transmitter includes at least one of transmitting optical signals or communicating with a host device coupled to the optical transmitter;

while operating the optical transmitter:

determining that consistency checking is to be performed on one or more static portions of the system memory;

reading at least one of the one or more static portions of the system memory that are to be subjected to consistency checking; and

determining whether or not the data from the at least one of the one or more static portions of system memory is consistent with an expected consistency check value.

9. An optical transmitter in accordance with claim 8 , wherein the consistency checking further comprises:

determining that the specified data does not have the expected consistency check value; and

initiating an optical transmitter warm reboot process.

10. An optical transmitter in accordance with claim 8 , wherein the consistency checking further comprises:

determining that the specified data does not have the expected consistency check value; and

conveying this information to a host computing system coupled to the optical transmitter.

11. An optical transmitter in accordance with claim 8 , wherein the consistency checker component is a processor.

12. An optical transmitter in accordance with claim 8 , wherein the consistency checker component is a state machine.

13. An optical transmitter in accordance with claim 8 , wherein the system memory further has thereon a memory-check table, and the consistency checking further comprises:

reading a first entry in the memory-check table, the first entry identifying a first static portion of the system memory; and

reading a second entry in the memory-check table, the second entry identifying a second static portion of the system memory.

14. An optical transmitter in accordance with claim 8 , wherein the consistency checking comprises:

performing a Cyclic Redundancy Checking (CRC) computation.

15. An optical receiver comprising:

a system memory, the system memory including a plurality of static portions that are to be subjected to consistency checking and plurality of non-static portions that are not to be subjected to consistency checking, the static portions being interleaved with the non-static portions such that the static portion are non-contiguous;

a consistency checker component configured to perform consistency checking on one or more of the static portions of system memory, wherein the consistency checking comprises:

operating the optical receiver, wherein operating the optical receiver includes at least one of receiving optical signals or communicating with a host device coupled to the optical receiver;

while operating the optical receiver:

determining that consistency checking is to be performed on one or more static portions of the system memory;

reading at least one of the one or more static portions of the system memory that are to be subjected to consistency checking; and

determining whether or not the data from the at least one of the one or more static portions of system memory is consistent with an expected consistency check value.

16. An optical receiver in accordance with claim 15 , wherein the consistency checking comprises:

performing a Cyclic Redundancy Checking (CRC) computation.

17. An optical receiver in accordance with claim 15 , wherein the consistency checking further comprises:

determining that the specified data does not have the expected consistency check value; and

initiating an optical transmitter warm reboot process.

18. An optical receiver in accordance with claim 15 , wherein the consistency checking further comprises:

determining that the specified data does not have the expected consistency check value; and

conveying this information to a host computing system coupled to the optical transmitter.

19. An optical receiver in accordance with claim 15 , wherein the consistency checker component is one of a processor or a state machine.

20. An optical receiver in accordance with claim 15 , wherein the system memory further has thereon a memory-check table, and the consistency checking further comprises:

reading a first entry in the memory-check table, the first entry identifying a first static portion of the system memory; and

reading a second entry in the memory-check table, the second entry identifying a second static portion of the system memory.

Assignments (5)
PATENT RELEASE AND REASSIGNMENT Recorded Jul 5, 2022
From: BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT
To: II-VI INCORPORATED; MARLOW INDUSTRIES, INC.; EPIWORKS, INC.; LIGHTSMYTH TECHNOLOGIES, INC.; KAILIGHT PHOTONICS, INC.; COADNA PHOTONICS, INC.; OPTIUM CORPORATION; FINISAR CORPORATION; II-VI OPTICAL SYSTEMS, INC.; M CUBED TECHNOLOGIES, INC.; II-VI PHOTONICS (US), INC.; II-VI DELAWARE, INC.; II-VI OPTOELECTRONIC DEVICES, INC.; PHOTOP TECHNOLOGIES, INC.
Reel/Frame 060574/0001 →
SECURITY INTEREST Recorded Jul 1, 2022
From: II-VI INCORPORATED; II-VI DELAWARE, INC.; M CUBED TECHNOLOGIES, INC.; II-VI PHOTONICS (US), INC.; PHOTOP TECHNOLOGIES, INC.; COHERENT, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 060562/0254 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 1, 2020
From: FINISAR CORPORATION
To: II-VI DELAWARE, INC.
Reel/Frame 052286/0001 →
NOTICE OF GRANT OF SECURITY INTEREST IN PATENTS Recorded Sep 25, 2019
From: II-VI INCORPORATED; MARLOW INDUSTRIES, INC.; EPIWORKS, INC.; LIGHTSMYTH TECHNOLOGIES, INC.; KAILIGHT PHOTONICS, INC.; COADNA PHOTONICS, INC.; OPTIUM CORPORATION; FINISAR CORPORATION; II-VI OPTICAL SYSTEMS, INC.; M CUBED TECHNOLOGIES, INC.; II-VI PHOTONICS (US), INC.; II-VI DELAWARE, INC.; II-VI OPTOELECTRONIC DEVICES, INC.; PHOTOP TECHNOLOGIES, INC.
To: BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 050484/0204 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 4, 2008
From: DYBSETTER, GERALD L.; HAHIN, JAYNE C.
To: FINISAR CORPORATION
Reel/Frame 021334/0616 →