IP Library Granted Patent US 7,319,420
Granted Patent B2
US 7,319,420 · App. 11/338,651 · Granted Jan 15, 2008

Cascade-type variable-order delta-sigma modulator

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,319,420
App. No.
11/338,651
Granted
Jan 15, 2008
Kind
B2
Abstract

A cascade-type variable-order delta-sigma modulator with low power consumption that can change the number of stages of the quantization loops, which are connected in a cascade configuration, to an optimum number depending on peripheral circuitries in a configuration as simple as possible. The present invention includes first to n th stages of delta-sigma modulating type quantization loops (n is an integer equal to or more than 2) connected in a cascade configuration, and a noise rejecting circuit. Each quantization loop quantizes an input signal, outputs the quantization result, and feeds back the quantization result to itself. The noise rejecting circuit rejects a quantization noise of the first stage of quantization loop, and comprises (n−1) selectors for activating and de-activating the respective output signals of the second and succeeding stages of the quantization loops in compliance with the control signal.

Claims (50)

1. A cascade-type variable-order delta-sigma modulator comprising:

first to n th stages of delta-sigma modulating type quantization loops, wherein n is an integer greater than or equal to 2, connected in a cascade configuration, each quantization loop quantizing a signal inputted thereto, outputting the quantization result, and feeding the quantization result to itself as a feedback signal, and

a noise rejecting circuit configured to receive respective output signals from the first to n th stages of quantization loops and a control signal, and to reject a quantization noise of the first stage of quantization loop, the noise rejecting circuit comprising (n−1) first selectors for activating and de-activating the respective output signals of the second and succeeding stages of the quantization loops in compliance with the control signal,

wherein the noise rejecting circuit comprises:

(n−1) differentiators provided at respective output terminals of the (n−1) first selectors, respectively differentiating output signals of the (n−1) first selectors; and

(n−1) adders for summing signal levels of output signals of the (n−1) differentiators and a signal level of an output signal of the first stage of the quantization loop.

2. The cascade-type variable-order delta-sigma modulator of claim 1 , wherein the first stage of the quantization loop comprises

a first integrator for integrating a difference between an analog input signal inputted from an input circuit and a first feedback signal and outputting the integration result, a first quantizer for quantizing an output signal of the first integrator and outputting the quantization result, and a first converter for generating the first feedback signal from an output signal of the first quantizer and outputting the first feedback signal, and

each of the second and succeeding stages of the quantization loops comprises

a second integrator for integrating a difference between a quantization error of a previous stage of the quantization loop and a second feedback signal and outputting the integration result, a second quantizer for quantizing an output signal of the second integrator and outputting the quantization result, and a second converter for generating the second feedback signal from an output signal of the second quantizer and outputting the second feedback signal.

3. The cascade-type variable-order delta-sigma modulator of claim 2 further comprising:

a second selector for selecting one signal of signals inputted from a plurality of input circuits in compliance with the control signal and for transmitting the selected signal to the first stage of the quantization loop.

4. The cascade-type variable-order delta-sigma modulator of claim 1 , wherein the first stage of the quantization loop comprises

a first integrator for integrating a difference between a digital input signal inputted from an input circuit and a first feedback reference level and outputting the integration result, and a first quantizer for quantizing an output signal of the first integrator and outputting the quantization result as the first feedback reference level, and

each of the second and succeeding stages of the quantization loops comprises

a second integrator for integrating a difference between a quantization error of a previous stage of the quantization loop and a second feedback reference level and outputting the integration result, and a second quantizer for quantizing an output signal of the second integrator and outputting the quantization result as the second feedback reference level.

5. The cascade-type variable-order delta-sigma modulator of claim 4 further comprising:

a second selector for selecting one output circuit of a plurality of output circuits in compliance with the control signal and for transmitting a quantization signal from the noise rejecting circuit to the selected output circuit.

6. The cascade-type variable-order delta-sigma modulator of claim 1 , wherein each of the second and succeeding stages of the quantization loops switches over an operating state and a stopping state in compliance with the control signal.

7. The cascade-type variable-order delta-sigma modulator of claim 6 , wherein each of the second and succeeding stages of the quantization loops supplies and blocks a bias current or a bias voltage to each of the second and succeeding stages of the quantization loops in compliance with the control signal to switch over an operating state and a stopping state.

8. The cascade-type variable-order delta-sigma modulator of claim 6 , wherein each of the second and succeeding stages of the quantization loops comprises:

a switched-capacitor circuit having a plurality of switches and a capacitor, and

a logic decision circuit fixing the switches of the switched-capacitor circuit in a certain state when making each of the second and succeeding stages of the quantization loops be in the stopping state in compliance with the control signal.

9. The cascade-type variable-order delta-sigma modulator of claim 6 further comprising:

a controller generating the control signal for controlling the first selector and for switching over an operating state and a stopping state of the second and succeeding stages of the quantization loops.

10. A cascade-type variable-order delta-sigma modulator comprising:

first to n th stages of delta-sigma modulating type quantization loops, wherein n is an integer greater than or equal to 2, connected in a cascade configuration, each quantization loop quantizing a signal inputted thereto, outputting the quantization result, and feeding the quantization result to itself as a feedback signal, and

a noise rejecting circuit configured to receive respective output signals from the first to n th stages of quantization loops and a control signal, and to reject a quantization noise of the first stage of quantization loop, the noise rejecting circuit comprising (n−1) first selectors for activating and de-activating the respective output signals of the second and succeeding stages of the quantization loops in compliance with the control signal,

wherein the noise rejecting circuit comprises:

(n−1) differentiators provided at respective input terminals of the (n−1) first selectors, respectively differentiating output signals of the second and succeeding quantization loops; and

(n−1) adders for summing signal levels of output signals of the (n−1) first selectors and a signal level of an output signal of the first stage of the quantization loop.

11. The cascade-type variable-order delta-sigma modulator of claim 10 , wherein the first stage of the quantization loop comprises

a first integrator for integrating a difference between an analog input signal inputted from an input circuit and a first feedback signal and outputting the integration result, a first quantizer for quantizing an output signal of the first integrator and outputting the quantization result, and a first converter for generating the first feedback signal from an output signal of the first quantizer and outputting the first feedback signal, and

each of the second and succeeding stages of the quantization loops comprises

a second integrator for integrating a difference between a quantization error of a previous stage of the quantization loop and a second feedback signal and outputting the integration result, a second quantizer for quantizing an output signal of the second integrator and outputting the quantization result, and a second converter for generating the second feedback signal from an output signal of the second quantizer and outputting the second feedback signal.

12. The cascade-type variable-order delta-sigma modulator of claim 11 further comprising:

a second selector for selecting one signal of signals inputted from a plurality of input circuits in compliance with the control signal and for transmitting the selected signal to the first stage of the quantization loop.

13. The cascade-type variable-order delta-sigma modulator of claim 10 , wherein the first stage of the quantization loop comprises

a first integrator for integrating a difference between a digital input signal inputted from an input circuit and a first feedback reference level and outputting the integration result, and a first quantizer for quantizing an output signal of the first integrator and outputting the quantization result as the first feedback reference level, and

each of the second and succeeding stages of the quantization loops comprises

a second integrator for integrating a difference between a quantization error of a previous stage of the quantization loop and a second feedback reference level and outputting the integration result, and a second quantizer for quantizing an output signal of the second integrator and outputting the quantization result as the second feedback reference level.

14. The cascade-type variable-order delta-sigma modulator of claim 13 further comprising:

a second selector for selecting one output circuit of a plurality of output circuits in compliance with the control signal and for transmitting a quantization signal from the noise rejecting circuit to the selected output circuit.

15. The cascade-type variable-order delta-sigma modulator of claim 10 , wherein each of the second and succeeding stages of the quantization loops switches over an operating state and a stopping state in compliance with the control signal.

16. The cascade-type variable-order delta-sigma modulator of claim 15 , wherein each of the second and succeeding stages of the quantization loops supplies and blocks a bias current or a bias voltage to each of the second and succeeding stages of the quantization loops in compliance with the control signal to switch over an operating state and a stopping state.

17. The cascade-type variable-order delta-sigma modulator of claim 15 , wherein each of the second and succeeding stages of the quantization loops comprises:

a switched-capacitor circuit having a plurality of switches and a capacitor, and

a logic decision circuit fixing the switches of the switched-capacitor circuit in a certain state when making each of the second and succeeding stages of the quantization loops be in the stopping state in compliance with the control signal.

18. The cascade-type variable-order delta-sigma modulator of claim 15 further comprising:

a controller generating the control signal for controlling the first selector and for switching over an operating state and a stopping state of the second and succeeding stages of the quantization loops.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 26, 2014
From: PANASONIC CORPORATION
To: COLLABO INNOVATIONS, INC.
Reel/Frame 033021/0806 →
LIEN Recorded Jan 13, 2014
From: COLLABO INNOVATIONS, INC.
To: PANASONIC CORPORATION
Reel/Frame 031997/0445 →
CHANGE OF NAME Recorded Jan 8, 2014
From: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
To: PANASONIC CORPORATION
Reel/Frame 031947/0358 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 28, 2006
From: NAKAKITA, MASATO; INUKAI, FUMIHITO; KOBAYASHI, HITOSHI
To: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
Reel/Frame 017371/0357 →