IP Library Granted Patent US 7,634,604
Granted Patent B2
US 7,634,604 · App. 11/340,579 · Granted Dec 15, 2009

Systems for generating synchronized events and images

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,634,604
App. No.
11/340,579
Granted
Dec 15, 2009
Kind
B2
Abstract

A system and method for generating sequences of triggered events and for generating global interrupts in a clustered computer graphics system is provided. In a sender-receiver dichotomy, one node is deemed the sender and the others act as receivers. The sender determines trigger values for each of the nodes in the system in order to achieve a particular operation sequence. In addition, a synchronization signal generator is provided to synchronize a timing signal between the sender and receiver nodes. Further, the sender designates one or more receiver nodes and causes them to turn on an interrupt enable register. In this way, the receiver nodes are able to be interrupted by the sender.

Claims (16)

1. A system for generating the display of synchronized images, the system comprising:

a communications link;

a cluster of nodes operatively connected to the communications link, wherein each of the nodes is configured with an ability to switch from a node with read capability and write capability to a node with only read capability and each of the nodes has a device driver operatively connected to a graphics processor, wherein the device driver is configured to handle an interrupt signal between a sender node and a receiver node and has a line enable register configured to determine if the device driver is configured to read via the communications link or to write via the communications link and an interrupt enable register configured to determine if the interrupt signal has been received, wherein the communications link is configured to provide simultaneous communication of the interrupt signal to at least one receiver node, and wherein the graphics processor is configured to receive a time synchronization signal; and

a timing signal provider operatively connected to the communications link and configured to provide the time synchronization signal.

2. The system of claim 1 , wherein the time synchronization signal is a clock signal or a video signal.

3. The system of claim 1 , wherein the communications link is a multidrop cable, a daisy chain cable, or an Internet connection.

4. The method of claim 1 , wherein a node within the cluster of nodes is designated the sender node by turning on the line enable register of the node.

5. A method for generating global interrupts, comprising:

(a) determining that a predetermined task needs to be accomplished that requires interrupting an activity of one or more nodes within a cluster of nodes;

(b) determining which node within said cluster of nodes is to be designated a sender node;

(c) determining which nodes need to be interrupted;

(d) for each of the nodes that need to be interrupted, putting said node into an interrupt enable state, wherein upon receipt of an interrupt said node will be interrupted;

(e) sending said interrupt from said sender node to each node over a communication link;

(f) interrupting processing of each node that was placed into said interrupt enable state upon receiving said interrupt;

(g) determining which other nodes within the cluster of nodes will drive said interrupting; and

(h) for each of said determined nodes that will drive said interrupting, turning on a line enable register of said node, whereby each node having said line enable register turned on becomes said sender node that issues said interrupt.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 4, 2013
From: GRAPHICS PROPERTIES HOLDINGS, INC.
To: RPX CORPORATION
Reel/Frame 029564/0799 →
CHANGE OF NAME Recorded Nov 3, 2009
From: SILICON GRAPHICS, INC.
To: GRAPHICS PROPERTIES HOLDINGS, INC.
Reel/Frame 023459/0234 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 18, 2007
From: GENERAL ELECTRIC CAPITAL CORPORATION
To: MORGAN STANLEY & CO., INCORPORATED
Reel/Frame 019995/0895 →
SECURITY INTEREST Recorded Oct 24, 2006
From: SILICON GRAPHICS, INC.
To: GENERAL ELECTRIC CAPITAL CORPORATION
Reel/Frame 018545/0777 →