IP Library Granted Patent US 7,515,016
Granted Patent B2
US 7,515,016 · App. 11/372,240 · Granted Apr 7, 2009

Reconfiguring impedance matching for high power circuits

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,515,016
App. No.
11/372,240
Granted
Apr 7, 2009
Kind
B2
Abstract

A method and an apparatus are provided for impedance matching using an analog circuit. The method comprises providing the analog circuit to substantially match a start impedance to an end impedance and tuning a performance parameter of an associated circuit using the analog circuit operating at a high power level. The analog circuit may transform the start impedance to the end impedance using a characteristic impedance in a range above the start impedance and the end impedance. By reconfiguring the analog circuit, the associated circuit may operate at one of a first, second, or higher order frequency bands. By using a matching transformation process, reconfigurable matching circuits for medium and/or high power applications may be provided by using available lower power reconfiguration elements. In the matching transformation process, the intermediate impedance at which the reconfiguration is performed is higher than the matching processes used for lower power reconfiguration elements. A relatively smaller and cheaper reconfiguration element having lower parasitics may be used.

Claims (11)

1. A method of impedance matching in a circuit including a power amplifier having a first impedance, the power amplifier being configured to provide a signal to a transceiver circuit having a second impedance that is higher than the first impedance, the transceiver circuit being capable of operating in a plurality of frequency bands, the method comprising:

providing an analog circuit to substantially match the first impedance to the second impedance, the analog circuit comprising:

a reconfigurable circuit that operates in a plurality of modes corresponding to the plurality of frequency bands used by the transceiver circuit, the reconfigurable circuit having a third impedance higher than the first impedance and the second impedance;

a first impedance matching circuit coupled between the power amplifier and the reconfigurable circuit for matching the first impedance to the third impedance; and

a second impedance matching circuit coupled between the reconfigurable circuit and the transceiver circuit for matching the third impedance to the second impedance.

2. A method, as set forth in claim 1 , comprising selecting one of the plurality of modes of the reconfigurable circuit in response to changing the frequency band used by the transceiver circuit.

3. A method, as set forth in claim 2 , comprising selecting the third impedance based on an equation P=R×I 2 , where P is power, R is impedance and I is current.

4. A method, as set forth in claim 3 , wherein selecting the third impedance comprises selecting the third impedance to be higher than a threshold impedance to ensure that at least one of a given maximum current and DC-dissipation rating of said matching network element is not violated.

5. A method, as set forth in claim 3 , wherein selecting the third impedance comprises selecting the third impedance to increase a power and current handling capability of the reconfigurable circuit for at least one of medium and higher power applications based on a characteristic impedance of said reconfigurable circuit.

6. A method, as set forth in claim 5 , comprising

transforming the power and current of the reconfigurable circuit during a matching process to serve a different frequency band than an instantaneous operating frequency band.

Assignments (10)
RELEASE OF SECURITY INTEREST Recorded Jun 3, 2021
From: TERRIER SSC, LLC
To: WSOU INVESTMENTS, LLC
Reel/Frame 056526/0093 →
SECURITY INTEREST Recorded Jun 1, 2021
From: WSOU INVESTMENTS, LLC
To: OT WSOU TERRIER HOLDINGS, LLC
Reel/Frame 056990/0081 →
RELEASE OF SECURITY INTEREST Recorded May 21, 2019
From: OCO OPPORTUNITIES MASTER FUND, L.P. (F/K/A OMEGA CREDIT OPPORTUNITIES MASTER FUND LP
To: WSOU INVESTMENTS, LLC
Reel/Frame 049246/0405 →
SECURITY INTEREST Recorded May 20, 2019
From: WSOU INVESTMENTS, LLC
To: BP FUNDING TRUST, SERIES SPL-VI
Reel/Frame 049235/0068 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 25, 2017
From: ALCATEL LUCENT
To: WSOU INVESTMENTS, LLC
Reel/Frame 044000/0053 →
SECURITY INTEREST Recorded Sep 21, 2017
From: WSOU INVESTMENTS, LLC
To: OMEGA CREDIT OPPORTUNITIES MASTER FUND, LP
Reel/Frame 043966/0574 →
RELEASE OF SECURITY INTEREST Recorded Oct 9, 2014
From: CREDIT SUISSE AG
To: ALCATEL-LUCENT USA INC.
Reel/Frame 033950/0001 →
SECURITY INTEREST Recorded Mar 7, 2013
From: ALCATEL-LUCENT USA INC.
To: CREDIT SUISSE AG
Reel/Frame 030510/0627 →
MERGER Recorded Feb 12, 2009
From: LUCENT TECHNOLOGIES INC.
To: ALCATEL-LUCENT USA INC.
Reel/Frame 022247/0548 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 25, 2006
From: SCHENKEL, HORST; FRIEDEL, BERND
To: LUCENT TECHNOLOGIES, INC.
Reel/Frame 017521/0496 →