IP Library Granted Patent US 7,400,200
Granted Patent B2
US 7,400,200 · App. 11/378,986 · Granted Jul 15, 2008

Linear variable gain traveling wave amplifier

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,400,200
App. No.
11/378,986
Granted
Jul 15, 2008
Kind
B2
Abstract

An integrated circuit including a distributed amplifier is disclosed. The integrated circuit includes a plurality of amplification stages, each stage connected to an input signal and an output signal. At least one amplification stage includes an amplification transistor such as a field effect transistor (FET) having a gate, a source, and a drain, the gate connected to the input signal and a feedback path between the drain and the gate. The feedback path is implemented with another FET having a gate, a source, and a drain; its gate is connected to a control signal; its drain is connected to the drain of the amplification FET; and its source is connected to the gate of the amplification FET. The feedback path provides variable resistive feedback and allows the amplification FET to operate at its linear response portion of its characteristic curve even when its gain is controlled by a control signal.

Claims (20)

1. A distributed amplifier, comprising:

an input impedance matching circuit configured to receive an input signal;

a plurality of amplification stages, each stage being operably connected to said input impedance matching circuit; and

an output impedance matching circuit operably connected to each amplification stage of said plurality of amplification stages; and

wherein at least one of said plurality of amplification stages comprises:

an amplification FET having a gate, a source, and a drain, the gate being operably connected to said input impedance matching circuit;

a feedback FET having a gate, a source, and a drain, the gate being configured to receive a control signal, the drain being operably connected to the drain of said amplification FET, and the source being operably connected to the gate of said amplification FET, and

a common gate FET having a gate, a source, and a drain, the gate of the common gate FET being operably connected to ground, the source of the common gate FET being operably connected to the drain of the amplification FET, and the drain of the common gate FET being operably connected to the output impedance matching circuit.

2. The apparatus of claim 1 , wherein said input impedance matching circuit comprises serially connected inductors terminated to ground, said input impedance matching circuit adapted to receive input signal for distribution to each of said plurality of amplification stages.

3. The apparatus of claim 1 , wherein said output impedance matching circuit comprises serially connected inductors terminated to ground, said output impedance matching circuit connected to each of said plurality of amplification stages.

4. The apparatus of claim 1 , wherein the distributed amplifier is a traveling wave amplifier.

5. The apparatus of claim 1 , wherein the distributed amplifier is a GaAs microwave monolithic integrated circuit (MMIC) amplifier.

6. The apparatus of claim 1 , wherein said one amplification stage further comprising an impedance matching FET.

7. The apparatus of claim 1 , wherein the feedback FET forms a portion of a negative feedback path.

8. The apparatus of claim 7 , wherein the feedback path comprises a circuit connected to the drain of said amplification transistor and the gate of said amplification transistor, said feedback circuit providing a variable resistive feedback between the drain and the gate of said amplification transistor.

9. The apparatus of claim 7 , wherein said feedback path comprises a variable resistance circuit, the resistance depending on the control signal.

10. The apparatus of claim 1 , wherein said input impedance matching circuit comprises serially connected inductors terminated to ground, said input impedance matching circuit being configured to receive the input signal for distribution to each of said plurality of amplification stages.

11. The apparatus of claim 1 , wherein said output impedance matching circuit comprises serially connected inductors terminated to ground, said output impedance matching circuit being operably connected to each of said plurality of amplification stages.

12. The apparatus of claim 1 , wherein the distributed amplifier is a traveling wave amplifier.

13. The apparatus of claim 1 , wherein the distributed amplifier is a GaAs microwave monolithic integrated circuit (MMIC) amplifier.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 14, 2006
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES WIRELESS IP (SINGAPORE) PTE. LTD.
Reel/Frame 018633/0788 →
CORRECTIVE ASSIGNMENT TO CORRECT THE RECEIVING PARTY INFORMATION PREVIOUSLY RECORDED ON REEL 017423 FRAME 0337. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT OF PATENT APPLICATION 11/378,986 TO AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.. Recorded May 18, 2006
From: FUJII, KOHEI; FRANK, MICHAEL L
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 017637/0525 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 5, 2006
From: FUJII, KOHEI; FRANK, MICHAEL L
To: AVAGO TECHNOLOGIES, LTD.
Reel/Frame 017423/0337 →