IP Library Granted Patent US 7,179,686
Granted Patent B2
US 7,179,686 · App. 11/392,558 · Granted Feb 20, 2007

Manufacturing method of semiconductor device

Assignee: Oki Electric Industry Co., Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,179,686
App. No.
11/392,558
Granted
Feb 20, 2007
Kind
B2
Abstract

A method of manufacturing a semiconductor device including a die pad section, a first semiconductor chip having a surface on which a first electrode section is formed, a second semiconductor chip having a surface on which a second electrode section is formed, a support member having a surface, lead terminal sections, and a resin encapsulating body, the method including fixing a back surface of the first semiconductor chip and the surface of the support member to the die pad section; fixing a back surface of the second semiconductor chip to the surface of the first semiconductor chip and the surface of the support member; electrically connecting the first and second electrode sections respectively to the lead terminal sections; and sealing the die pad section, the first and second semiconductor chips and the support member with a resin.

Claims (14)

1. A method of manufacturing a semiconductor device including a die pad section, a first semiconductor chip having a surface on which a first electrode section is formed, and a back surface opposite to the surface, a second semiconductor chip having a surface on which a second electrode section is formed and a back surface opposite to the surface, a support member having a surface and a back surface, lead terminal sections, and a resin encapsulating body, the method comprising:

fixing the back surface of the first semiconductor chip and the surface of the support member to the die pad section;

fixing the back surface of the second semiconductor chip to the surface of the first semiconductor chip and the surface of the support member;

electrically connecting the first and second electrode sections to the lead terminal sections respectively; and

sealing the die pad section, the first and second semiconductor chips and the support member with a resin.

2. The method according to claim 1 , further comprising:

preparing a first semiconductor wafer having circuit forming regions and circuit non-forming regions;

forming an electric circuit in each of the circuit forming regions of the first semiconductor wafer; and

separating each of the circuit forming regions of the first semiconductor wafer and each of the circuit non-forming regions thereof as the first semiconductor chip and the support member, respectively, in an integral state.

3. The method according to claim 2 , further comprising:

preparing a second semiconductor wafer having circuit forming regions and circuit non-forming regions;

forming an electric circuit in each of the circuit forming regions of the second semiconductor wafer; and

separating the circuit forming regions and the circuit non-forming regions of the second semiconductor wafer and forming each of the circuit forming regions as a second semiconductor chip.

4. The method according to claim 1 , wherein upon connection of the first and second electrode sections to the lead terminal sections, metal wires are adhered to the first and second electrode sections by supersonic vibrations.

Assignments (2)
CHANGE OF NAME Recorded Mar 21, 2014
From: OKI SEMICONDUCTOR CO., LTD
To: LAPIS SEMICONDUCTOR CO., LTD.
Reel/Frame 032495/0483 →
CHANGE OF NAME Recorded Dec 24, 2008
From: OKI ELECTRIC INDUSTRY CO., LTD.
To: OKI SEMICONDUCTOR CO., LTD.
Reel/Frame 022052/0797 →
Priority Claims (1)
JP 386869 · Nov 17, 2003 · national
Continuity (2)
Division 1077516600 · Feb 11, 2004
Related Publication 20060166405A1 · Jul 27, 2006