IP Library Granted Patent US 7,342,404
Granted Patent B2
US 7,342,404 · App. 11/397,754 · Granted Mar 11, 2008

Device for measurement and analysis of electrical signals of an integrated circuit component

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,342,404
App. No.
11/397,754
Granted
Mar 11, 2008
Kind
B2
Abstract

According to the invention, one or more external test connection contact points (pads; pins; balls), are provided in an integrated circuit component (chip) ( 1 ), through which signals ( 4, 5, 6 ) that are to be measured or analyzed are selectively fed, e.g. by means of a multiplex circuit ( 7,8 ), and wherein the signals may be connected by means of routes located internally in the component from switch points that are not directly accessible, e.g. points inside the chip ( 15 to 20 ) or covered contact points. The device according to the invention is particularly useful for highly integrated semiconductor chips.

Claims (7)

1. An integrated circuit, comprising:

a first plurality of externally inaccessible circuit points, said integrated circuit providing a reference signal and electrical signals via one of said first plurality of externally inaccessible circuit points for test purpose;

a second plurality of externally inaccessible circuit points, providing electrical signals to be monitored for test purposes;

a first externally accessible contact;

a second externally accessible contact;

a first multiplexer having an output connected to said first externally accessible contact, and having a plurality of inputs, each of said plurality of inputs being connected to one of said first plurality of circuit points;

a second multiplexer having an output connected to said second externally accessible contact and having a plurality of inputs, each of said plurality of inputs being connected to one of said second plurality of circuit points, permitting external access to said electrical signals; wherein the reference signal applied to said first externally accessible contact is a reference signal allowing a determination of a timing of the electrical signal applied to a second externally accessible contact.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 29, 2022
From: INTEL DEUTSCHLAND GMBH
To: INTEL CORPORATION
Reel/Frame 061356/0001 →
CHANGE OF NAME Recorded Nov 6, 2015
From: INTEL MOBILE COMMUNICATIONS GMBH
To: INTEL DEUTSCHLAND GMBH
Reel/Frame 037057/0061 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 19, 2012
From: INTEL MOBILE COMMUNICATIONS TECHNOLOGY GMBH
To: INTEL MOBILE COMMUNICATIONS GMBH
Reel/Frame 027556/0709 →