IP Library Granted Patent US 7,590,206
Granted Patent B2
US 7,590,206 · App. 11/397,896 · Granted Sep 15, 2009

Equalization apparatus and equalization method

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,590,206
App. No.
11/397,896
Granted
Sep 15, 2009
Kind
B2
Abstract

An equalization apparatus and method estimate a channel response based on a received signal and a reference signal. Equalization processing estimates intersymbol interference with the received signal based on a channel response estimation results. A decoding error is detected based on the equalization processing to provide an error detection result. A power level threshold for the channel response estimation result is controlled based on the channel response estimation result of the received signal and the error detection result. The number of states for the equalization processing is determined, the number of taps employed in the equalization process is determined, and the number of taps used when the channel response is estimated is determined.

Claims (18)

1. An equalization apparatus comprising:

a received signal storage section that stores a received signal;

a channel response estimation section that estimates a channel response based on the received signal and a reference signal;

an equalization section that carries out equalization processing for eliminating intersymbol interference with the received signal, wherein the equalization processing is based on a channel response estimation result;

an error detection section that detects a decoding error based on the equalization processing to provide an error detection result; and

a control section that controls a power level threshold for the channel response estimation result based on the channel response estimation result of the received signal and the error detection result, determines a number of states in the equalization section and the channel response estimation section, and determines a number of taps in the equalization section and the channel response estimation section based on the number of states.

2. The equalization apparatus according to claim 1 , wherein the control section counts a the number of received bursts with no error detected in a decoding result, based on the error detection result, and determines the decoding result per received burst.

3. The equalization apparatus according to claim 2 , wherein, when the error detection result indicates a decoding error, the control section reduces the power level threshold for the channel response estimation result and resets a count value of the received bursts.

4. The equalization apparatus according to claim 2 , wherein, when the number of the received bursts is less than a predetermined value, the control section maintains the power level threshold for the channel response estimation result.

5. The equalization apparatus according to claim 2 , wherein, when the number of the received bursts is greater than a predetermined value, the control section increases the power level threshold for the channel response estimation result and resets a count value of the number of the received bursts with no error detected in the decoding result on a counter.

6. The equalization apparatus according to claim 2 , wherein, based on the power level threshold for the channel response estimation result, the control section determines the number of states using responses up to a response having the largest delay and having larger power than the power level threshold as valid responses.

7. An equalization method comprising the steps of:

estimating a channel response based on a received signal and a reference signal;

carrying out equalization processing for eliminating intersymbol interference with the received signal, wherein the equalization processing is based on a channel response estimation result;

detecting a decoding error based on the equalization processing to provide an error detection result;

controlling a power level threshold for the channel response estimation result based on the channel response estimation result of the received signal and the error detection result;

determining a number of states for the equalization processing; and

determining a number of taps employed in the equalization processing and a number of taps used when the channel response is estimated.

Assignments (2)
CHANGE OF NAME Recorded Nov 20, 2008
From: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
To: PANASONIC CORPORATION
Reel/Frame 021897/0534 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 2, 2006
From: SATO, HIROAKI
To: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
Reel/Frame 018041/0614 →