IP Library Granted Patent US 8,953,138
Granted Patent B2
US 8,953,138 · App. 11/398,606 · Granted Feb 10, 2015

Flat panel display and method of fabricating the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,953,138
App. No.
11/398,606
Granted
Feb 10, 2015
Kind
B2
Abstract

In a flat panel display and a method of fabricating the same, the flat panel display includes a substrate having a pixel region and alignment mark regions. The alignment mark regions are disposed at opposite sides of the pixel region and along the pixel region. A unit pixel array is arranged on the pixel region in a matrix manner. The alignment mark regions have at least one pair of alignment marks disposed thereon in an opposing manner. The alignment mark pairs are located in correspondence with respective columns of the unit pixel array.

Claims (19)

1. A flat panel display device, comprising:

an acceptor substrate on which organic emission layers are formed by laser induced thermal imaging, bearing a pixel region bordered along each of opposite sides of the pixel region by a row of an alignment mark region;

a plurality of alignment marks disposed uniformly spaced apart in series of said alignment marks to provide a plurality of pairs of alignment marks located opposite to each other on each alignment mark region of each substrate;

a plurality of columns of an array of unit pixel which includes a pixel electrode, an opposite electrode, and one of the organic emission layers interposed between the pixel electrode and the opposite electrode, formed in a matrix upon the pixel region in linear alignment with corresponding pairs of said alignment marks and rows of unit pixel arrays are disposed in conformance to said series of said alignment marks.

2. The flat panel display device according to claim 1 , further comprised of:

a plurality of position factors determined for each said pair of the alignment marks in dependence upon measured positions of each said pair of alignment marks; and

the columns of the unit pixel array formed in said linear alignment with the position factors for the corresponding pair of alignment marks located on the alignment mark regions.

3. The flat panel display device according to claim 2 , each of said at least one pair of alignment marks is located on a line extending along a column of the unit pixel array.

4. The flat panel display device according to claim 1 , each said pair of alignment marks is located on a respective alignment mark region so as to correspond to a plurality of columns of the unit pixel array, and an interval between said at least one pair of alignment marks is n times larger than an interval between the columns of the unit pixel array, n is an integer.

5. The flat panel display according to claim 1 , each column of the unit pixel array has a same color unit pixel.

6. The flat panel display device according to claim 1 , said plurality of position factors include a start point, a finish point and a straight path between said start point and said finish point of said column of the unit pixel array.

7. The flat panel display device according to claim 1 , the pixel region has a thin film transistor including source and drain electrodes and the alignment marks are formed on the same layer as the source and drain electrodes.

8. A flat panel display device, comprising:

an acceptor substrate on which organic emission layers are formed by laser induced thermal imaging, having a pixel region and alignment mark regions disposed at opposite sides of the pixel region and along the pixel region;

a unit pixel array of having a plurality of rows and columns of pixel arranged on the pixel region, each pixel includes a pixel electrode, an opposite electrode, and one of the organic emission layers interposed between the pixel electrode and the opposite electrode;

a plurality of transistors in the pixel region including a semiconductor layer and a gate electrode; and

a plurality of reflective metal alignment marks arranged in pairs and disposed opposite to each other on the alignment mark regions, each of said pair of alignment marks of said plurality of alignment marks located on a line extending from each column of said plurality of columns of the unit pixel array;

a plurality of position factors of said column of said plurality of columns of the unit pixel array is determined based on a measured position of said pair of alignment marks;

each and every column of said plurality of columns of pixels has a corresponding pair of alignment marks.

Assignments (3)
MERGER Recorded Sep 21, 2012
From: SAMSUNG MOBILE DISPLAY CO., LTD.
To: SAMSUNG DISPLAY CO., LTD.
Reel/Frame 029087/0636 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 18, 2008
From: SAMSUNG SDI CO., LTD.
To: SAMSUNG MOBILE DISPLAY CO., LTD.
Reel/Frame 022034/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 6, 2006
From: KANG, TAE-MIN; LEE, JAE-HO; LEE, SEONG-TAEK; KIM, JIN-SOO
To: SAMSUNG SDI CO., LTD.,
Reel/Frame 017769/0514 →