IP Library Granted Patent US 7,489,532
Granted Patent B2
US 7,489,532 · App. 11/400,356 · Granted Feb 10, 2009

Apparatus and method for a power converter with feed-forward voltage compensation to enable a PFC circuit

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,489,532
App. No.
11/400,356
Granted
Feb 10, 2009
Kind
B2
Abstract

Apparatus and method for a power converter with feed-forward voltage compensation to enable a PFC circuit are proposed. A voltage divider and a feedback unit output a compensation voltage and a feedback voltage in response to an input voltage and an output voltage, respectively. The feedback voltage is compensated by the compensation voltage through an operation unit. A comparator activates the PFC circuit within a predetermined input power range based on the already compensated feedback voltage. The proposed power converter can always activate the PFC circuit before the input power reaches 75 W regardless of any variation of the input voltage.

Claims (17)

1. A power converter with feed-forward voltage compensation for enabling a PFC circuit, comprising:

a PFC circuit, generating a bus voltage in response to an input voltage;

a power stage, coupled to said PFC circuit for generating an output voltage in response to said bus voltage;

a feedback unit, coupled to said power stage for generating a feedback voltage in response to said output voltage;

a voltage divider, generating a compensation voltage in response to said input voltage;

an operation unit, coupled to said feedback unit and said voltage divider for generating a first threshold voltage in response to the sum of said feedback voltage and said compensation voltage; and

a comparator, having two input ends and one output end, wherein the two input ends of the comparator connect to said operation unit and a reference voltage, and the output end of the comparator connects to said PFC circuit; said comparator is a hysteresis comparator that provides a hysteresis range in response to said reference voltage, said comparator generates said control signal to compare said hysteresis range with said first threshold voltage so as to activate said PFC circuit to perform power factor correction and boost procedure when the input power is the result of a high input voltage condition or a low input voltage condition, said reference voltage being constant.

2. The power converter with feed-forward voltage compensation as claimed in claim 1 , wherein said PFC circuit comprises:

a PFC controller, connected to said comparator for generating a power factor drive signal in response to said control signal;

a PFC converter, coupled to said PFC controller and controlled by said power factor drive signal, wherein said PFC converter is used to activate power factor correction and boost said input voltage to said bus voltage once said power factor drive signal is enabling; and

a bus capacitor, coupled to said PFC converter for receiving and temporarily storing said bus voltage.

3. A method for enabling a PFC circuit with feed-forward voltage compensation used in a power converter, comprising the steps of:

generating a compensation voltage in response to an input voltage;

generating a feedback voltage in response to an output voltage;

providing a reference voltage, wherein said reference voltage is constant;

adding said compensation voltage to said feedback voltage for generating a first threshold voltage;

comparing said reference voltage with said first threshold voltage for generating said control signal; and enabling said PFC circuit in response to said control signal to perform power factor correction and boost procedure, wherein said reference voltage provides a hysteresis range, and said control signal is to enable said PFC circuit to perform power factor and boost procedure once said first threshold voltage is larger than an upper limit of said hysteresis range, and said control signal is to disable said PFC circuit to close power factor correction and boost procedure once said first threshold voltage is smaller than a lower limit of said hysteresis range.

Assignments (5)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT RECORDED AT REEL 046410, FRAME 0933 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064072/0001 →
PATENT SECURITY AGREEMENT Recorded Jun 22, 2018
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 046410/0933 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 25, 2017
From: FAIRCHILD (TAIWAN) CORPORATION (FORMERLY SYSTEM GENERAL CORPORATION)
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 042328/0318 →
CHANGE OF NAME Recorded May 3, 2016
From: SYSTEM GENERAL CORPORATION
To: FAIRCHILD (TAIWAN) CORPORATION
Reel/Frame 038599/0043 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 17, 2006
From: SHIH, KUANG-CHIH
To: SYSTEM GENERAL CORPORATION
Reel/Frame 017491/0099 →