IP Library Granted Patent US 7,897,969
Granted Patent B2
US 7,897,969 · App. 11/405,938 · Granted Mar 1, 2011

Solid-state image pickup device, driving method for solid-state image pickup device, and image pickup apparatus

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,897,969
App. No.
11/405,938
Granted
Mar 1, 2011
Kind
B2
Abstract

A solid-state image pickup device includes a pixel array area in which pixels each including a photoelectric conversion element are two-dimensionally arranged; first control means for performing control such that signals of pixels in a desired region of the pixel array area are sequentially read row by row; and second control means for performing control such that, when the signals of the pixels in the desired region are sequentially read row by row by the first control means, pixels in particular regions below and above the desired region are sequentially reset row by row.

Claims (32)

1. A solid-state image pickup device comprising:

a pixel array area in which pixels each including a photoelectric conversion element are two-dimensionally arranged;

first control unit for performing control such that signals of pixels in a desired region of the pixel array area are sequentially read row by row; and

second control unit for performing control such that, at least some of the pixels in regions except for the desired region are sequentially reset row by row, and further wherein the reset operation is performed such that reset of any rows immediately adjacent the desired region is always performed for a selective read operation thereby ensuring that overflow from rows immediately adjacent the desired region does not interfere with signals from the desired region, wherein the second control unit causes reset of adjacent rows both immediately above and below the rows of pixels in the desired region provided that there are rows of pixels both above and below the desired region.

2. The solid-state image pickup device according to claim 1 , wherein the number of rows in the regions is changeable in accordance with external setting.

3. The solid-state image pickup device according to Claim 1 , wherein the number of rows of each of the regions is set to half the number of rows of the desired region.

4. The solid-state image pickup device according to claim 2 , wherein:

the second control unit includes

calculating unit for calculating a start row and an end row of each of the regions in accordance with information on a start row and an end row of the desired region and information on the number of rows of each of the regions,

an address counter in which counting start and counting end are controlled in accordance with calculation results of the calculating unit, and

an address decode circuit that performs control for a desired row at desired timing in accordance with a count output of the address counter and a timing signal; and

the calculating unit includes

a subtracter that subtracts the number of rows of each of the regions from the start row of the desired region,

an underflow detector that controls the counting start of the address counter when underflow occurs in a subtraction result of the subtracter,

an adder that adds the number of rows of each of the regions to the end row of the desired region, and

an overflow detector that controls the counting end of the address counter when overflow occurs in an addition result of the adder.

5. The solid-state image pickup device according to claim 3 , wherein:

the second control unit includes

calculating unit for calculating a start row and an end row of each of the regions in accordance with information on a start row and an end row of the desired region,

an address counter in which counting start and counting end are controlled in accordance with calculation results of the calculating unit, and

an address decode circuit that performs control for a desired row at desired timing in accordance with a count output of the address counter and a timing signal; and

the calculating unit includes

a divider that divides the number of rows of the desired region into half,

a subtracter that subtracts a division result of the divider from the start row of the desired region,

an underflow detector that controls the counting start of the address counter when underflow occurs in a subtraction result of the subtracter,

an adder that adds the division result of the divider to the end row of the desired region, and

an overflow detector that controls the counting end of the address counter when overflow occurs in an addition result of the adder.

6. The solid-state image pickup device according to claim 5 , wherein the divider is a shift divider that performs division by bit shift.

7. A solid-state image pickup device comprising:

a pixel array area in which pixels each including a photoelectric conversion element are two-dimensionally arranged;

a first controller that performs control such that signals of pixels in a desired region of the pixel array area are sequentially read row by row; and

a second controller that performs control such that, at least some of the pixels in regions except for the desired region are sequentially reset row by row, and further wherein the reset operation is performed such that reset of any rows immediately adjacent the desired region is always performed for a selective read operation thereby ensuring that overflow from rows immediately adjacent the desired region does not interfere with signals from the desired region, wherein the second control unit causes reset of adjacent rows both immediately above and below the rows of pixels in the desired region provided that there are rows of pixels both above and below the desired region.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 19, 2016
From: SONY CORPORATION
To: SONY SEMICONDUCTOR SOLUTIONS CORPORATION
Reel/Frame 040419/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 30, 2006
From: MURAMATSU, YOSHINORI; ABIRU, TAKAHIRO; HIRATA, TAKAHICHI
To: SONY CORPORATION
Reel/Frame 017861/0871 →