IP Library Granted Patent US 9,118,923
Granted Patent B2
US 9,118,923 · App. 11/412,669 · Granted Aug 25, 2015

Reconstruction and overlap transform system and method supporting VC-1 decoding

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,118,923
App. No.
11/412,669
Granted
Aug 25, 2015
Kind
B2
Abstract

Presented herein are reconstruction and overlap transform system(s) and method(s) supporting VC-1 decoding. In one embodiment, there is presented a system for reconstructing pixels. The system comprises a first circuit and a second circuit. The first circuit reconstructs pixels from residuals, where the residuals encode video data in accordance with a first encoding standard. The second circuit reconstructs pixels from residuals, where the residuals encode video data in accordance with a second encoding standard.

Claims (45)

1. A system comprising:

a first circuit configured to reconstruct pixels from residuals that encode video data in accordance with a first encoding standard; and

a second circuit configured to reconstruct pixels from residuals that encode video data in accordance with a second encoding standard; and

wherein the first encoding standard is VC-1 and the second encoding standard is H.264.

2. The system of claim 1 , further comprising:

a third circuit configured to reconstruct video data from residuals that encode video data in accordance with MPEG-2.

3. A method comprising:

receiving an indicator distinguishing between a first encoding standard and a second encoding standard that both use residuals to encode video data in accordance with the encoding standards;

reconstructing pixel data in accordance with the first encoding standard, when the indicator indicates that the residuals encode video data in accordance with the first encoding standard; and

reconstructing pixel data in accordance with the second encoding standard, when the indicator indicates that the residuals encode video data in accordance with the second encoding standard; and

wherein the first encoding standard is VC-1, and the second encoding standard is H.264.

4. The method of claim 3 , further comprising:

reconstructing pixels in accordance with MPEG-2, wherein the indicator indicates that the residuals encode video data in accordance with MPEG-2.

5. A product comprising:

non-transitory machine-readable storage; and

machine-readable instructions stored in the non-transitory machine-readable storage for causing a machine to:

receive an indicator distinguishing between a first encoding standard and a second encoding standard that both use residuals to encode video data in accordance with the encoding standards;

reconstruct pixel data in accordance with the first encoding standard, when the indicator indicates that the residuals encode video data in accordance with the first encoding standard; and

reconstruct pixel data in accordance with the second encoding standard, when the indicator indicates that the residuals encode video data in accordance with the second encoding standard; and

wherein the first encoding standard is VC-1, and the second encoding standard is H.264.

6. The product according to claim 5 , further comprising instructions stored in the storage for:

reconstructing pixels in accordance with MPEG-2, wherein the indicator indicates that the residuals encode video data in accordance with MPEG-2.

7. The system of claim 1 , wherein the first circuit comprises:

first reconstruction circuitry configured to reconstruct the pixels if the pixels are inter-coded, wherein the first reconstruction circuitry is configured to add 9-bit signed to 8-bit unsigned values to produce 10-bit signed values and saturating the 10 bit signed values between 0 to 255; and

second reconstruction circuitry configured to reconstruct the pixels if the pixels are intra-coded, wherein the second reconstruction circuitry is configured to determine if the pixels are overlap transformed.

8. The system of claim 1 , further where the first circuit is configured to:

reorder a block of quantized frequency coefficients by placing a first quantized frequency coefficient ahead of a second quantized frequency coefficient, where the second quantized frequency coefficient has a lower magnitude than the first quantized frequency coefficient.

9. The system of claim 1 , where the first circuit is configured to code quantized frequency coefficients by coding a run indicating a number of zero magnitude frequency coefficients following a first quantized frequency coefficient.

10. The system of claim 1 , further comprising a buffer; and

where the first circuit is configured to store video data in the buffer while performing an overlap transform.

11. The system of claim 10 , where the buffer comprises off-chip dynamic random access memory (DRAM).

12. The system of claim 1 , further comprising:

an input control register configured to store an indicator, the indicator indicating whether the residuals are encoding video data in accordance with the first encoding standard or the second encoding standard.

13. The system of claim 12 , where the first circuit is configured to:

responsive to an indication that the residuals are encoding video data in accordance with VC-1, determine if the video data is intra-coded; and

responsive to determining that the video is intra-coded, determining whether to overlap transform the video data.

14. The product of claim 5 , where the instructions are further configured to cause the machine to reorder a block of quantized frequency coefficients by placing a first quantized frequency coefficient ahead of a second quantized frequency coefficient, where the second quantized frequency coefficient has a lower magnitude than the first quantized frequency coefficient.

15. The product of claim 5 , where the instructions are further configured to cause the machine to code quantized frequency coefficients by coding a run indicating a number of zero magnitude frequency coefficients following a first quantized frequency coefficient.

16. The product of claim 5 , where the instructions are further configured to access an input control register configured to store an indicator, the indicator indicating whether the residuals are encoding video data in accordance with VC-1 or H.264.

17. The product of claim 16 , where the instructions are further configured to:

responsive to the indication that the residuals are encoding video data in accordance with VC-1, determine if the video data is intra-coded; and

responsive to determining that the video is intra-coded, determining whether to overlap transform the video data.

18. The method of claim 3 , further comprising reordering a block of quantized frequency coefficients by placing a first quantized frequency coefficient ahead of a second quantized frequency coefficient, where the second quantized frequency coefficient has a lower magnitude than the first quantized frequency coefficient.

19. The method of claim 3 , further comprising coding quantized frequency coefficients by coding a run indicating a number of zero magnitude frequency coefficients following a first quantized frequency coefficient.

20. The method of claim 3 , further comprising accessing an input control register configured to store an indicator, the indicator indicating whether the residuals are encoding video data in accordance with VC-1 or H.264.

Assignments (8)
CORRECTIVE ASSIGNMENT TO CORRECT THE PATENT NUMBER 9,385,856 TO 9,385,756 PREVIOUSLY RECORDED AT REEL: 47349 FRAME: 001. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Mar 22, 2019
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 051144/0648 →
CORRECTIVE ASSIGNMENT TO CORRECT THE EFFECTIVE DATE PREVIOUSLY RECORDED ON REEL 047229 FRAME 0408. ASSIGNOR(S) HEREBY CONFIRMS THE THE EFFECTIVE DATE IS 09/05/2018. Recorded Oct 29, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047349/0001 →
MERGER Recorded Oct 4, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047229/0408 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: BROADCOM CORPORATION
Reel/Frame 041712/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 1, 2017
From: BROADCOM CORPORATION
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041706/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: BROADCOM CORPORATION
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037806/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 25, 2009
From: BROADCOM ADVANCED COMPRESSION GROUP, LLC
To: BROADCOM CORPORATION
Reel/Frame 022299/0916 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 27, 2006
From: GORDON, STEPHEN
To: BROADCOM CORPORATION
Reel/Frame 017852/0430 →