IP Library Granted Patent US 7,304,341
Granted Patent B2
US 7,304,341 · App. 11/415,069 · Granted Dec 4, 2007

Semiconductor device and method for fabricating the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,304,341
App. No.
11/415,069
Granted
Dec 4, 2007
Kind
B2
Abstract

A semiconductor device comprises: an insulating film formed over a semiconductor substrate and having a first recess; a plurality of capacitor elements each of which is composed of a capacitor lower electrode formed on wall and bottom portions of the first recess and having a second recess, a capacitor insulating film of a dielectric film formed on wall and bottom portions of the second recess and having a third recess, and a capacitor upper electrode formed on wall and bottom portions of the third recess; and a conductive layer (referred hereinafter to as a low-resistance conductive layer) which is formed to cover at least portions of the respective capacitor upper electrodes constituting the plurality of capacitor elements and to extend across the plurality of capacitor elements and which has a lower resistance than the capacitor upper electrode.

Claims (13)

1. A semiconductor device comprising:

an insulating film formed over a semiconductor substrate and having a first recess;

a plurality of capacitor elements each of which is composed of a capacitor lower electrode, a capacitor insulating film, and a capacitor upper electrode, the capacitor lower electrode being formed on wall and bottom portions of the first recess and having a second recess, the capacitor insulating film of a dielectric film being formed on wall and bottom portions of the second recess and having a third recess, the capacitor upper electrode being formed on wall and bottom portions of the third recess; and

a conductive layer which is formed to cover at least portions of the respective capacitor upper electrodes constituting the plurality of capacitor elements and to extend across the plurality of capacitor elements and which has a lower resistance than the capacitor upper electrode.

2. The device of claim 1 ,

wherein the capacitor upper electrode is formed to be embedded within the third recess.

3. The device of claim 1 ,

wherein the capacitor upper electrode and the conductive layer have almost the same plan shapes.

4. The device of claim 1 ,

wherein the capacitor upper electrode has a fourth recess, and

the conductive layer is formed outside the fourth recess.

5. The device of claim 1 ,

wherein the conductive layer is a cell plate line.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 7, 2015
From: PANASONIC CORPORATION
To: PANNOVA SEMIC, LLC
Reel/Frame 036065/0273 →
CHANGE OF NAME Recorded Sep 19, 2014
From: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
To: PANASONIC CORPORATION
Reel/Frame 033777/0873 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 13, 2006
From: MIKAWA, TAKUMI; NASU, TORU
To: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
Reel/Frame 018240/0041 →