IP Library Granted Patent US 7,627,800
Granted Patent B2
US 7,627,800 · App. 11/419,533 · Granted Dec 1, 2009

Communicating with error checking to a device capable of operating according to an address prefix serial bus protocol

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,627,800
App. No.
11/419,533
Granted
Dec 1, 2009
Kind
B2
Abstract

Methods, apparatus, and computer program products are disclosed for communicating with error checking to a device capable of operating according to an address prefix serial bus protocol that includes identifying whether the device supports error checking, and if the device supports error checking: setting the device in an error checking mode and sending a message with error checking data to the device. Communicating with error checking to a device capable of operating according to an address prefix serial bus protocol may include performing an error checking operation on the message to obtain error checking data. Communicating with error checking to a device capable of operating according to an address prefix serial bus protocol may include retrieving the device's error checking capability from a device table.

Claims (36)

1. A method for communicating with error checking to a device capable of operating according to an address prefix serial bus protocol, the method comprising:

identifying whether the device supports error checking; and

if the device supports error checking:

setting the device in an error checking mode, and

sending a message with error checking data to the device.

2. The method of claim 1 wherein the address prefix serial bus protocol is the Inter-Integrated Circuit (‘I2C’) Bus protocol.

3. The method of claim 1 wherein sending a message with error checking data to the device further comprises performing an error checking operation on the message to obtain error checking data.

4. The method of claim 1 wherein identifying whether the device supports error checking further comprises retrieving the device's error checking capability from a device table.

5. The method of claim 1 wherein identifying whether the device supports error checking further comprises:

polling the device for error checking capability; and

storing the device's error checking capability in a device table.

6. The method of claim 1 further comprising resetting the device back to a normal mode of operation without error checking.

7. The method of claim 1 wherein error checking further comprises error correction.

8. The method of claim 1 wherein error checking further comprises error detection.

9. An apparatus for communicating with error checking to a device capable of operating according to an address prefix serial bus protocol, the apparatus comprising a computer processor, a computer memory operatively coupled to the computer processor, the computer memory having disposed within it computer program instructions capable of:

identifying whether the device supports error checking; and

if the device supports error checking:

setting the device in an error checking mode, and

sending a message with error checking data to the device.

10. The apparatus of claim 9 wherein the address prefix serial bus protocol is the Inter-Integrated Circuit (‘I2C’) Bus protocol.

11. The apparatus of claim 9 wherein sending a message with error checking data to the device further comprises performing an error checking operation on the message to obtain error checking data.

12. The apparatus of claim 9 wherein identifying whether the device supports error checking further comprises retrieving the device's error checking capability from a device table.

13. The apparatus of claim 9 wherein identifying whether the device supports error checking further comprises:

polling the device for error checking capability; and

storing the device's error checking capability in a device table.

14. A computer program product for communicating with error checking to a device capable of operating according to an address prefix serial bus protocol, the computer program product disposed upon a computer readable recordable medium, the computer program product comprising computer program instructions capable of:

identifying whether the device supports error checking; and

if the device supports error checking:

setting the device in an error checking mode, and

sending a message with error checking data to the device.

15. The computer program product of claim 14 wherein the address prefix serial bus protocol is the Inter-Integrated Circuit (‘I2C’) Bus protocol.

16. The computer program product of claim 14 wherein sending a message with error checking data to the device further comprises performing an error checking operation on the message to obtain error checking data.

17. The computer program product of claim 14 wherein identifying whether the device supports error checking further comprises retrieving the device's error checking capability from a device table.

18. The computer program product of claim 14 wherein identifying whether the device supports error checking further comprises:

polling the device for error checking capability; and

storing the device's error checking capability in a device table.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 10, 2014
From: INTERNATIONAL BUSINESS MACHINES CORPORATION
To: LENOVO INTERNATIONAL LIMITED
Reel/Frame 034194/0280 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 27, 2006
From: ALDEREGUIA, ALFREDO; RICHTER, GRACE A.; WILLIAMS, JEFFREY B.
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 018010/0060 →