IP Library Granted Patent US 7,286,424
Granted Patent B2
US 7,286,424 · App. 11/430,935 · Granted Oct 23, 2007

Semiconductor integrated circuit device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,286,424
App. No.
11/430,935
Granted
Oct 23, 2007
Kind
B2
Abstract

A semiconductor device includes signal lines over which signals are transferred, and a drive circuit driving the signal lines in operating modes. The operating modes include a dynamic operation mode in which the signal lines are precharged, and a static operation mode in which the signal lines are not precharged.

Claims (6)

1. A semiconductor device comprising:

an internal circuit configured to supply two signals that are complementary with each other to represent a single value in a first operation mode and capable of assuming either different signal levels or an identical signal level in a second operation mode;

a first data line;

a second data line: and

a drive circuit configured to set, in the first operation mode, the first data line to a signal level responsive to said single value represented by the two complementary signals, and configured to set, in the second operation mode, the first data line to a signal level responsive to one of the two signals and the second data line to a signal level responsive to another one of the two signals after precharging the first and second data lines, wherein the first operation mode is a read mode and the second operation mode is a test mode, and wherein a transistor for setting the first data line to a signal level responsive to said single value in the first operation mode is utilized to precharge the first data line in the second operation mode.

2. The semiconductor device as claimed in claim 1 , further comprising a memory cell array to which the first and second data lines are connected, data read from the memory cell array being transferred over the first and second data lines.

Assignments (3)
CHANGE OF NAME Recorded Jul 22, 2010
From: FUJITSU MICROELECTRONICS LIMITED
To: FUJITSU SEMICONDUCTOR LIMITED
Reel/Frame 024982/0245 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 26, 2009
From: FUJITSU LIMITED
To: FUJITSU MICROELECTRONICS LIMITED
Reel/Frame 022309/0544 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 15, 2006
From: KAWABATA, KUNINORI; KIKUTAKE, AKIRA; SHIRATAKE, SHINICHIRO
To: FUJITSU LIMITED; KABUSHIKI KAISHA TOSHIBA
Reel/Frame 017969/0998 →