IP Library Patent Application 11440543
Patent Application
App. No. 11/440,543

Digital drive architecture for flat panel displays

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
11/440,543
Abstract

This present invention describes a new digital drive concept for flat panel displays where an all-digital drive is used to write data to pixels, which establish the gray scale for each pixel. In addition the invention integrates the all-digital drive with an optical sensor feedback circuit in the pixel without having to add an extra data line for the pixel sensor. Also discussed is a novel unique pulse timing system, where the positioning of the pulse in time has 12 bit accuracy using 8 bit gray scale data and a phase delay system (delay locked loop, DLL).

Claims (37)

1 . A flat panel display comprising:

a matrix of pixels;

a signal generator for generating a ramp signal;

a column driver for driving a column of pixels;

a row driver for driving a row of pixels; and

a pixel control circuit; wherein,

the pixel control circuit for selectively applying the ramp signal a pixel driven by the row driver and the column driver to illuminate the pixel.

2 . The flat panel display of claim 1 , wherein the flat panel display includes a liquid crystal display having a matrix of liquid crystal cells.

3 . The flat display of claim 1 , wherein the flat panel display includes an organic light emitting diode display having a matrix of organic light emitting diodes.

4 . The flat panel display of claim 1 , wherein the flat panel display includes a light emitting diode display having a matrix of light emitting diodes.

5 . The flat panel display of claim 1 , wherein the pixel control circuit for applying the ramp signal to the pixel for a selected amount of time.

6 . The flat panel display of claim 1 , wherein the pixel control circuit for applying the ramp signal to the pixel for a selected amount of time based on the gray scale level requirement for the pixel.

7 . The flat panel display of claim 1 , wherein the pixel control circuit for applying a selected portion of the ramp signal to the pixel.

8 . The flat panel display of claim 1 , wherein the pixel control circuit for applying a selected portion of the ramp signal to the pixel based on the gray scale level requirement for the pixel.

9 . The flat panel display of claim 1 , further comprising:

a feedback circuit for measuring the luminosity of the pixel.

10 . The flat panel display of claim 9 , wherein the feedback circuit including a sensor embedded in the pixel.

11 . The flat panel display of claim 1 , wherein the signal generator for generating a voltage ramp signal.

12 . A method for a flat panel display comprising:

generating a ramp signal;

selecting a pixel from a matrix of pixels; and

selectively applying the ramp signal to the pixel to illuminate the pixel.

13 . The method of claim 12 , wherein applying the ramp signal to the selected pixel for a selected amount of time to illuminate the pixel.

14 . The method of claim 12 , wherein applying a selected portion of the ramp signal to the selected pixel to illuminate the pixel.

15 . The method of claim 12 , wherein selectively applying the signal to the pixel to illuminate the pixel based on the gray level requirement for the pixel.

16 . The method of claim 12 , wherein generating a ramp signal including generating a voltage ramp signal.

17 . The method of claim 12 , further comprising:

receiving a feedback signal from the pixel indicative of the luminosity of the pixel.

18 . A flat panel display comprising:

a pixel including a thin film transistor;

the thin film transistor including a first gate and a second gate;

a ramp generator coupled to the drain of the thin film transistor;

a column driver coupled to the first gate to selectively enable the first gate; and

a row driver coupled to the second gate to selectively enable the second gate; wherein

the source of the thin film transistor provides the ramp signal generated by the ramp generator when both the first gate and the second gate are enabled.

19 . The flat panel display of claim 18 , wherein the flat panel display includes a liquid crystal display including a matrix of liquid crystals.

20 . The flat panel display of claim 18 , wherein the flat panel display includes a organic light emitting diode display including a matrix of organic light emitting diodes.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 21, 2007
From: NUELIGHT CORPORATION
To: LEADIS TECHNOLOGY, INC.
Reel/Frame 020143/0237 →