IP Library Granted Patent US 8,648,287
Granted Patent B1
US 8,648,287 · App. 11/442,458 · Granted Feb 11, 2014

Image sensor using single photon jots and processor to create pixels

Inventor: Eric R. Fossum (Wolfeboro, NH)
Assignee: Rambus Inc.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,648,287
App. No.
11/442,458
Granted
Feb 11, 2014
Kind
B1
Abstract

An imaging system has an imager comprising a plurality of jots. A readout circuit is in electrical communication with the imager. The readout circuit can be configured to facilitate the formation of an image by defining neighborhoods of the jots, wherein a local density of exposed jots within a neighborhood is used to generate a digital value for a pixel of the image.

Claims (19)

1. An imaging system comprising:

an imaging array comprising a plurality of binary pixels, each binary pixel responding to photons in a first wavelength band that impinge substantially only upon an area on the imaging array smaller than a 3.7 μm airy disk diameter, each binary pixel configured for controllable reset and selective readout, and configured to provide, upon readout, a single-bit binary sample indicative of whether at least a threshold number of charge carriers have been collected by that binary pixel since that binary pixel was last reset; and

a readout circuit in electrical communication with the imaging array and configured to facilitate the formation of an image having a plurality of multilevel digital samples corresponding to the first wavelength band by operating the reset and readout of the binary pixels to produce, for use in formation of the image, at least forty binary samples corresponding to each of the multilevel digital samples and all read out from an area on the imaging array smaller than the 3.7 μm air disk diameter, the forty binary samples corresponding to each of the multilevel digital samples comprising a plurality of temporal samplings of one or more of the binary pixels.

2. The imaging system as recited in claim 1 , wherein the at least forty binary samples corresponding to one of the multilevel digital samples are sampled from a selected one of the binary pixels.

3. The imaging system as recited in claim 1 , wherein the at least forty binary samples corresponding to one of the multilevel digital samples are sampled from at least forty different binary pixels in a neighborhood.

4. The imaging system as recited in claim 1 , wherein at least two of the plurality of multilevel digital samples are formed based on different numbers of binary samples, and wherein all of the binary pixels contributing to each of the two multilevel digital samples are fully operational.

5. The imaging system as recited in claim 1 , wherein the number of binary samples used to form each of the multilevel digital samples is variable.

6. The imaging system as recited in claim 1 , wherein the threshold number of charge carriers is representative of a single photon of light received by one of the binary pixels.

7. The imaging system as recited in claim 1 , wherein each binary pixel can be read out as a logical “1” or a logical “0”, depending upon whether or not at least one photon has been received by the binary pixel.

8. The imaging system as recited in claim 1 , wherein the imaging array comprises color filters corresponding to the first wavelength band and covering a plurality of the binary pixels so as to facilitate color imaging therewith, the imaging array further comprising a second plurality of binary pixels, and second color filters corresponding to the second wavelength band of interest and covering the second plurality of binary pixels.

9. The imaging system as recited in claim 1 , further comprising a digital processor configured to generate the image, wherein the digital processor is integrated on the same chip as the imaging array.

10. The imaging system as recited in claim 1 , further comprising a processor configured to use an algorithm to form the image from a binary pixel pattern, wherein the algorithm is dynamically varied so as to trade spatial resolution for light sensitivity.

11. The imaging system as recited in claim 1 , further comprising a processor configured to use plural readouts of the imaging array to form a single image.

12. The imaging system as recited in claim 1 wherein the binary pixels each comprise an integrating silicon photodetector, an amplifier, a reset circuit, and a selection switch for reading out the binary pixel.

13. The imaging system as recited in claim 1 , wherein the imaging array is made using a CMOS-compatible process.

14. The imaging system as recited in claim 1 , wherein each of the binary pixels occupies a total area of the imaging array surface that is less than 1 square micron.

15. The imaging system as recited in claim 1 , wherein the threshold number of charge carriers for each binary pixel corresponds to receiving a number of photons greater than one.

16. The imaging system as recited in claim 1 , wherein for the at least forty binary samples corresponding to a first one of the multilevel digital sample, a fraction, D, of the at least forty binary samples indicate that a threshold number of charge carriers have been collected, and the light in the first wavelength band impinging upon the one or more binary pixels used to collect the at least forty binary samples at the time those binary pixels are exposed for the respective readouts forming the at least forty binary samples exhibits an intensity, H, and the binary samples exhibit a D versus log H exposure characteristic.

17. The imaging system as recited in claim 1 , wherein the readout circuit provides the binary samples to a memory for storage.

Assignments (6)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 4, 2012
From: FOSSUM, ERIC R., DR.
To: RAMBUS INC.
Reel/Frame 027986/0274 →
RELEASE OF SECURITY INTEREST Recorded May 7, 2010
From: SCALE VENTURE PARTNERS II, L.P.
To: SIIMPEL CORPORATION
Reel/Frame 024351/0353 →
PATENT SECURITY AGREEMENT Recorded Mar 31, 2010
From: SIIMPEL CORPORATION
To: SCALE VENTURE PARTNERS II, L.P.
Reel/Frame 024170/0078 →
PATENT SECURITY AGREEMENT Recorded Nov 16, 2009
From: SIIMPEL CORPORATION
To: SCALE VENTURE PARTNERS II, L.P., AS COLLATERAL AGENT
Reel/Frame 023519/0715 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 28, 2007
From: SIIMPEL CORPORATION
To: FOSSUM, ERIC R.
Reel/Frame 019895/0343 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 18, 2006
From: FOSSUM, ERIC R.
To: SIIMPEL CORPORATION
Reel/Frame 017953/0302 →
Continuity (1)
Provisional Application 60685216 · May 27, 2005