IP Library Granted Patent US 7,825,488
Granted Patent B2
US 7,825,488 · App. 11/444,102 · Granted Nov 2, 2010

Isolation structures for integrated circuits and modular methods of forming the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,825,488
App. No.
11/444,102
Granted
Nov 2, 2010
Kind
B2
Abstract

A variety of isolation structures for semiconductor substrates include a trench formed in the substrate that is filled with a dielectric material or filled with a conductive material and lined with a dielectric layer along the walls of the trench. The trench may be used in combination with doped sidewall isolation regions. Both the trench and the sidewall isolation regions may be annular and enclose an isolated pocket of the substrate. The isolation structures are formed by modular implant and etch processes that do not include significant thermal processing or diffusion of dopants so that the resulting structures are compact and may be tightly packed in the surface of the substrate.

Claims (8)

1. An isolation structure formed in a semiconductor substrate of a first conductivity type, the substrate not comprising an epitaxial layer, the structure comprising:

a floor isolation region of a second conductivity type opposite to the first conductivity type submerged in the substrate;

an annular trench extending downward from a surface of the substrate at least to the floor isolation region, walls of the trench being lined with a dielectric material, the trench containing a conductive material, the conductive material in the trench being in electrical contact with the floor isolation region, wherein the floor isolation region and trench together enclose an isolated pocket of the substrate;

a second floor isolation region of the second conductivity type spaced apart laterally from the floor isolation region;

a second annular trench extending downward from the surface of the substrate at least to the second floor isolation region, walls of the second annular trench being lined with the dielectric material, the second annular trench containing the conductive material, the conductive material in the second annular trench being in electrical contact with the second floor isolation region, wherein the second floor isolation region and second annular trench together enclose a second isolated pocket of the substrate; and

a region of the first conductivity type located laterally between the floor isolation region and the second floor isolation region, a doping concentration of the region of the first conductivity type being greater than a doping concentration of the substrate.

2. The isolation structure of claim 1 further comprising a dielectric-filled trench located in the isolated pocket, a bottom of the dielectric-filled trench being located above the floor isolation region.

3. The isolation structure of claim 1 wherein the conductive material comprises doped polysilicon.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 8, 2025
From: ADVANCED ANALOGIC TECHNOLOGIES INCORPORATED
To: SKYWORKS SOLUTIONS, INC.
Reel/Frame 071234/0320 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 24, 2006
From: CHAN, WAI TIEN
To: ADVANCED ANALOGIC TECHNOLOGIES (HONG KONG) LIMITED
Reel/Frame 018084/0289 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 24, 2006
From: WILLIAMS, RICHARD K.; DISNEY, DONALD RAY; CHEN, JUN-WEI; RYU, HYUNGSIK
To: ADVANCED ANALOGIC TECHNOLOGIES, INC.
Reel/Frame 018122/0716 →