IP Library Granted Patent US 7,831,234
Granted Patent B2
US 7,831,234 · App. 11/472,632 · Granted Nov 9, 2010

Mixer arrangement, use of the mixer arrangement and method for frequency conversion

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,831,234
App. No.
11/472,632
Granted
Nov 9, 2010
Kind
B2
Abstract

A mixer arrangement includes a mixer cell coupled by a signal input to a mixer input, and is embodied for frequency conversion of a signal present on the input side to an intermediate frequency. A first current source is coupled to the signal input of the mixer cell, and a second current source is coupled to a signal output of the mixer cell. The mixer arrangement furthermore includes a sensor circuit embodied for detection and for outputting of a value which is derived from a current of one of the current sources. A desired value regulating circuit is coupled by a feedback input to the sensor circuit and is designed for outputting a regulating signal to the one current source derived from a comparison of a signal present at a feedback input with a desired value.

Claims (22)

1. A mixer arrangement comprising:

a mixer input configured to receive a radiofrequency signal;

a mixer cell comprising a signal input coupled to the mixer input, a local oscillator signal input, and a signal output, wherein the mixer cell is configured to frequency convert a signal present at the signal input to an intermediate frequency;

a first current source coupled to the signal input of the mixer cell;

a second current source coupled to the signal output of the mixer cell;

wherein at least one current source of the first and second current source is configured as a regulatable current source comprising a control input; and

a first sensor circuit configured to detect and output a value derived from a current level of the at least one current source;

a second sensor circuit coupled to the signal output of the mixer cell and configured to detect a common-mode level present thereat;

a desired value regulating circuit comprising a feedback input coupled to the first sensor circuit, and a regulating output coupled to the control input of the at least one current source, wherein the desired value circuit is configured to output a regulating signal to the regulating output that is derived from a comparison of a signal present at the feedback input with a desired value based on the common-mode level detected at the signal output by the second sensor circuit, thereby regulating the at least one current source.

2. The mixer arrangement of claim 1 , wherein the first sensor circuit is configured to detect a common-mode level of the at least one current source.

3. The mixer arrangement of claim 1 , wherein the first sensor circuit comprises a first resistor and a second resistor connected in series, the respective other terminals of which are connected to the at least one current source, and between the resistors a tap is coupled to the feedback input of the desired value regulating circuit.

4. The mixer arrangement of claim 1 , further comprising a means for providing the desired value connected to a reference input of the desired value regulating circuit.

5. The mixer arrangement of claim 4 , wherein the providing means is configured to detect a value derived from a current level of the other current source of the first and second current source.

6. The mixer arrangement of claim 4 , wherein the means comprises a first resistor and a second resistor connected in series, the respective other terminals of which are connected to the signal output of the mixer cell, and between the resistors a tap is coupled to the reference input of the desired value regulating circuit.

7. The mixer arrangement of claim 4 , wherein the means comprises a first transistor and a second transistor connected in series, which are connected between a supply potential terminal and a ground potential terminal, and between the transistors a tap is coupled to the reference input of the desired value regulating circuit.

8. The mixer arrangement of claim 1 , wherein the at least one current source comprises a transistor, a first terminal of which is coupled to a supply potential terminal a second terminal of which forms an output of the at least one current source, and a control terminal of which is coupled to the control input of the at least one current source.

9. The mixer arrangement of claim 1 , wherein the desired value regulating circuit is configured to output a regulating signal, in such a way that a substantially identical common-mode level is present at the signal input and at the signal output of the mixer cell during operation of the mixer arrangement.

10. The mixer arrangement of claim 1 , further comprising a current-voltage converter configured to convert a current signal output by the mixer cell into a voltage signal, wherein the converter is connected downstream of the signal output of the mixer cell.

11. The mixer arrangement of claim 1 , further comprising an operational amplifier connected downstream of the signal output of the mixer cell.

12. The mixer arrangement of claim 11 , wherein an output of the operational amplifier is coupled to an input of the operational amplifier via a capacitive element and a resistive load arranged in parallel therewith.

13. The mixer arrangement of claim 1 , further comprising a voltage-current converter connected between the mixer input and the signal input of the mixer cell, and configured to convert a voltage signal to a current signal.

14. The mixer arrangement of claim 1 , wherein the desired value comprises the common-mode level at the signal output of the mixer cell detected by the second sensor circuit, and wherein the common-mode level comprises an average of two potentials at the signal output of the mixer cell.

Assignments (7)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 29, 2022
From: INTEL DEUTSCHLAND GMBH
To: INTEL CORPORATION
Reel/Frame 061356/0001 →
CHANGE OF NAME Recorded Nov 6, 2015
From: INTEL MOBILE COMMUNICATIONS GMBH
To: INTEL DEUTSCHLAND GMBH
Reel/Frame 037057/0061 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 19, 2012
From: INTEL MOBILE COMMUNICATIONS TECHNOLOGY GMBH
To: INTEL MOBILE COMMUNICATIONS GMBH
Reel/Frame 027556/0709 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 13, 2012
From: INFINEON TECHNOLOGIES DELTA GMBH
To: INTEL MOBILE COMMUNICATIONS TECHNOLOGY GMBH
Reel/Frame 027531/0108 →
CORRECTIVE ASSIGNMENT TO CORRECT THE EFFECTIVE DATE NEEDS TO BE CORRECT TO 09/30/2009 PREVIOUSLY RECORDED ON REEL 026685 FRAME 0688. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Sep 15, 2011
From: INFINEON TECHNOLOGIES AG
To: INFINEON TECHNOLOGIES DELTA GMBH
Reel/Frame 027245/0484 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 2, 2011
From: INFINEON TECHNOLOGIES AG
To: INFINEON TECHNOLOGIES DELTA GMBH
Reel/Frame 026685/0688 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 18, 2006
From: SCHELMBAUER, WERNER; ZIPPER, JOSEF
To: INFINEON TECHNOLOGIES AG
Reel/Frame 018307/0935 →