IP Library Granted Patent US 8,716,696
Granted Patent B2
US 8,716,696 · App. 11/476,819 · Granted May 6, 2014

Organic semiconductor thin film transistor and method of fabricating the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,716,696
App. No.
11/476,819
Granted
May 6, 2014
Kind
B2
Abstract

A substrate having a thin film transistor includes a buffer layer on a substrate, source and drain electrodes on the buffer layer, a portion of the buffer layer exposed between the source and drain electrodes, a small organic semiconductor layer on the source electrode and the drain electrode, the organic semiconductor layer contacting the exposed portion of the buffer layer, a gate insulating layer on the organic semiconductor layer, the gate insulating layer having substantially the same size as the organic semiconductor layer, a gate electrode on the gate insulating layer, a passivation layer over the surface of the substrate including the gate electrode; and a pixel electrode on the passivation layer, the pixel electrode electrically connected to the drain electrode.

Claims (31)

1. A thin film transistor, comprising:

a buffer layer directly on and contacting a surface of a single-layered glass substrate, the buffer layer formed of an inorganic insulating material or an organic insulating material and comprising a flat top surface;

source and drain electrodes on the buffer layer, the source and drain electrodes being spaced apart from each other such that a portion of the buffer layer is exposed to a space between the source and drain electrodes;

a small molecule organic semiconductor layer on the source and drain electrodes and contacting the exposed portion of the buffer layer;

a gate insulating layer formed of an organic insulating material on the small molecule organic semiconductor layer;

a gate electrode on the gate insulating layer;

a passivation layer on the gate electrode and comprising a drain contact hole exposing the drain electrode; and

a pixel electrode on the passivation layer and contacting the drain electrode through the drain contact hole,

wherein the gate insulating layer, the small molecule organic semiconductor layer, and the gate electrode have substantially a same size in lateral dimension,

wherein the inorganic insulating material for the buffer layer includes silicon oxynitride (SiO x N y ),

wherein the source and drain electrodes includes poly ethylene dioxy thiophene: poly styrene sulfonate (PEDOT:PSS),

wherein the small molecule organic semiconductor layer is a p-type semiconductor,

wherein the organic insulating material for the gate insulating layer includes polyimide, and

wherein the buffer layer provides a desirable surface roughness such that the small molecule organic semiconductor layer has a desirable crystallization characteristic.

2. The thin film transistor according to claim 1 , wherein the organic insulating material for the buffer layer includes one of poly vinyl pyrrolidone (PVP), polyvinyl alcohol (PVA), benzocyclobutene (BCB) and poly methyl meth acrylate (PMMA).

3. The thin film transistor according to claim 1 , wherein the small molecule organic semiconductor layer includes unsubstituted pentacene (C22H14) and substituted pentacene.

4. An array substrate having a thin film transistor, comprising:

a buffer layer directly on and contacting a surface of a single-layered glass substrate, the buffer layer formed of an inorganic insulating material or an organic insulating material and comprising a flat top surface;

source and drain electrodes on the buffer layer, a portion of the buffer layer exposed between the source and drain electrodes;

a small organic semiconductor layer on the source electrode and the drain electrode, the small molecule organic semiconductor layer contacting the exposed portion of the buffer layer;

a gate insulating layer formed of an organic insulating material on the small molecule organic semiconductor layer, the gate insulating layer haying substantially a same size as the small molecule organic semiconductor layer;

a gate electrode on the gate insulating layer;

a passivation layer over the surface of the substrate including the gate electrode, the passivation layer comprising a drain contact hole exposing the drain electrode; and

a pixel electrode on the passivation layer, the pixel electrode contacting the drain electrode through the drain contact hole,

wherein the gate insulating layer, the small molecule organic semiconductor layer, and gate electrode have substantially a same size in lateral dimension,

wherein the inorganic insulating material for the buffer layer includes silicon oxynitride (SiO x N y ),

wherein the source and drain electrodes includes poly ethylene dioxy thiophene: poly styrene sulfonate (PEDOT:PSS),

wherein the small molecule organic semiconductor layer is a p-type semiconductor,

wherein the organic insulating material for the gate insulating layer includes polyimide, and

wherein the buffer layer provides a desirable surface roughness so that the small molecule organic semiconductor layer has a desirable crystallization characteristic.

5. The substrate according to claim 4 , wherein the pixel electrode is electrically connected to the drain electrode via a first contact hole in the passivation layer.

Assignments (2)
CHANGE OF NAME Recorded Oct 27, 2008
From: LG.PHILIPS LCD CO., LTD.
To: LG DISPLAY CO., LTD.
Reel/Frame 021772/0701 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 29, 2006
From: HAN, CHANG-WOOK
To: LG.PHILIPS LCD CO., LTD.
Reel/Frame 018056/0993 →