IP Library Granted Patent US 7,571,059
Granted Patent B2
US 7,571,059 · App. 11/477,235 · Granted Aug 4, 2009

Mechanism for determining an accelerated test specification for device elements

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,571,059
App. No.
11/477,235
Granted
Aug 4, 2009
Kind
B2
Abstract

A mechanism is disclosed for determining an accelerated test for a device. The method comprises calculating an estimated amount of damage that an element of the device would suffer if the device were operated under a set of specified conditions over a certain period of time (e.g., expected lifetime of the device). The method further comprises determining an accelerated test to which to subject the element in order to cause the element to suffer an actual amount of damage that is approximately equal to the estimated amount of damage. The accelerated test may be an accelerated test cycle, such as an accelerated temperature cycle.

Claims (57)

1. A machine implemented method using a microprocessor, comprising:

calculating an estimated amount of damage that an element of a device would suffer if the device were operated under a set of specified conditions over a certain period of time,

wherein calculating an estimated amount of damage comprises:

calculating a first damage amount attributable to large damage-cycles;

calculating a second damage amount attributable to small damage-cycles;

summing the first and second damage amounts to derive the estimated damage amount; and

determining an accelerated test to which to subject the element in order to cause the element to suffer an actual amount of damage that is approximately equal to the estimated amount of damage,

wherein calculating the first damage amount comprises:

estimating how much damage is caused by each large damage-cycle; and

accessing a value describing how many large damage-cycles will be experienced by the element.

2. The method as recited in claim 1 , further comprising:

simulating operation of the device to generate one or more power profiles for the device; and

wherein calculating an estimated amount of damage comprises:

estimating the amount of damage based upon the one or more power profiles for the device.

3. The method of claim 2 , wherein the one or more power profiles comprise a large cycle power profile and one or more small cycle power profiles for a particular part of the device.

4. The method of claim 3 , wherein the one or more power profiles comprise a large cycle power profile and one or more small cycle power profiles for each of a plurality of parts of the device.

5. The method of claim 1 , wherein determining the accelerated test comprises determining a number of accelerated test cycles to which to subject the element in order to cause the element to suffer an actual amount of damage that is approximately equal to the estimated amount of damage.

6. The method of claim 5 , wherein determining the number of accelerated test cycles comprises:

determining an amount of actual damage that will be caused by each accelerated test cycle; and

dividing the estimated amount of damage by the amount of actual damage caused by each accelerated test cycle to derive the number of accelerated test cycles.

7. The method as recited in claim 1 , further comprising:

for at least one additional element of the device:

calculating an estimated amount of damage that the additional element of the device would suffer if the device were operated under the set of specified conditions over the certain period of time; and

determining an accelerated test for the additional element in order to cause the additional element to suffer an actual amount of damage that is approximately equal to the estimated amount of damage.

8. The method as recited in claim 7 , wherein determining the accelerated test comprises selecting the accelerating test that is the most stringent.

9. The method of claim 1 , wherein calculating the second damage amount comprises:

estimating how much damage is caused by each small damage-cycle; and

accessing a value describing how many small damage-cycles will be experienced by the element.

10. A machine readable medium having stored thereon a set of instructions which, when executed by one or more processors, causes the one or more processors to perform the following operations:

calculate an estimated amount of damage that an element of a device would suffer if the device were operated under a set of specified conditions over a certain period of time, comprising

calculate a first damage amount attributable to large damage-cycles;

calculate a second damage amount attributable to small damage-cycles; and

sum the first and second damage amounts to derive the estimated damage amount; and

determine an accelerated test to which to subject the element in order to cause the element to suffer an actual amount of damage that is approximately equal to the estimated amount of damage,

wherein the instructions, which when executed by one or more processors, causes the one or more processors to perform the operation calculate the first damage amount, further comprise instructions which, when executed by the one or more processors, cause the one or more processors to perform the following operations:

estimate how much damage is caused by each large damage-cycle; and

access a value describing how many large damage-cycles will be experienced by the element.

11. The machine readable storage medium as recited in claim 10 , wherein the set of instructions further comprise instructions that when executed by the one or more processors, cause the one or more processors to perform the following operation:

simulate operation of the device to generate one or more power profiles for the device; and

wherein the instructions, which when executed by one or more processors, causes the one or more processors to perform the operation calculate an estimated amount of damage, further comprise instructions which, when executed by the one or more processors, cause the one or more processors to perform the following operation:

estimate the amount of damage based upon one or more power profiles for the device.

12. The machine readable storage medium of claim 11 , wherein the one or more power profiles comprise a large cycle power profile and one or more small cycle power profiles for a particular part of the device.

13. The machine readable storage medium of claim 12 , wherein the one or more power profiles comprise a large cycle power profile and one or more small cycle power profiles for each of a plurality of parts of the device.

14. The machine readable storage medium of claim 10 , wherein the instructions, which when executed by one or more processors, causes the one or more processors to perform the operation determine the accelerated test, further comprise instructions which, when executed by the one or more processors, cause the one or more processors to perform the following operation:

determine a number of accelerated test cycles to which to subject the element in order to cause the element to suffer an actual amount of damage that is approximately equal to the estimated amount of damage.

15. The machine readable storage medium of claim 14 , wherein the instructions, which when executed by one or more processors, causes the one or more processors to perform the operation determine the number of accelerated test cycles, further comprise instructions which, when executed by the one or more processors, cause the one or more processors to perform the following operations:

determine an amount of actual damage that will be caused by each accelerated test cycle; and

divide the estimated amount of damage by the amount of actual damage caused by each accelerated test cycle to derive the number of accelerated test cycles.

16. The machine readable storage medium as recited in claim 10 , wherein the set of instructions further comprise instructions that when executed by the one or more processors, cause the one or more processors to perform the following operations:

for at least one additional element of the device:

calculate an estimated amount of damage that the additional element of the device would suffer if the device were operated under the set of specified conditions over the certain period of time; and

determine an accelerated test for the additional element in order to cause the additional element to suffer an actual amount of damage that is approximately equal to the estimated amount of damage.

17. The machine readable storage medium as recited in claim 16 , wherein the instructions, which when executed by one or more processors, causes the one or more processors to perform the operation determine the number of accelerated test cycles, further comprise instructions which, when executed by the one or more processors, cause the one or more processors to perform the following operation:

select the accelerating test that is the most stringent.

18. The machine readable storage medium of claim 10 , wherein the instructions, which when executed by one or more processors, causes the one or more processors to perform the operation calculate the second damage amount, further comprise instructions which, when executed by the one or more processors, cause the one or more processors to perform the following operations:

estimate how much damage is caused by each small damage-cycle; and

access a value describing how many small damage-cycles will be experienced by the element.

Assignments (1)
MERGER AND CHANGE OF NAME Recorded Dec 16, 2015
From: ORACLE USA, INC.; SUN MICROSYSTEMS, INC.; ORACLE AMERICA, INC.
To: ORACLE AMERICA, INC.
Reel/Frame 037304/0183 →