IP Library Granted Patent US 7,573,556
Granted Patent B2
US 7,573,556 · App. 11/477,385 · Granted Aug 11, 2009

In-plane switching mode liquid crystal display device and method of manufacturing the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,573,556
App. No.
11/477,385
Granted
Aug 11, 2009
Kind
B2
Abstract

A method of manufacturing an in-plane switching mode liquid crystal display device includes forming an insulation layer on a substrate, patterning a resist layer on the insulation layer, etching the insulation layer to form an insulation layer pattern having tapered edges, forming electrode layers on exposed surfaces of the substrate, the tapered edges, and the resist layer, etching the electrode layers formed on the exposed surfaces and on the resist layer, and removing the resist layer to form the common electrode and the pixel electrode with slopes and that are arranged parallel to each other on the tapered edges of the insulation layer. The common electrode and the pixel electrode each have a width less than 1 μm, which increases aperture ratio and transmittance.

Claims (34)

1. A method of manufacturing an in-plane switching mode liquid crystal display device, comprising:

forming an insulation layer on a substrate;

depositing a resist layer on the insulation layer to pattern the resist layer with a predetermined shape;

etching the insulation layer using the patterned resist layer as a mask to form an insulation layer pattern having tapered edges;

forming electrode layers for a common electrode and a pixel electrode on exposed surfaces of the substrate, the tapered edges of the insulation layer pattern, and an upper side of the resist layer;

etching the electrode layers formed on the exposed surfaces of the substrate and the upper side of the resist layer; and

removing the resist layer to form the common electrode and the pixel electrode on the tapered edges of the insulation layer pattern, wherein the common electrode and the pixel electrode have predetermined slopes, respectively, and are arranged parallel to each other.

2. The method according to claim 1 , further comprising, between forming the electrode layers and etching the electrode layers, performing thermal treatment to the resist layer to flow the resist layer, thereby forming the resist layer on the tapered edges of the insulation layer pattern.

3. The method according to claim 1 , wherein etching the insulation layer is carried out by wet etching using etching liquid.

4. The method according to claim 1 , wherein etching the insulation layer is carried out by dry etching using etching gas, which is obliquely injected.

5. The method according to claim 1 , wherein etching the insulation layer is carried out by dry etching using etching gas, which is vertically injected.

6. The method according to claim 1 , further comprising:

forming gate lines and data lines crossing each other on the substrate; and

forming thin film transistors in crossing regions of the gate lines and the data lines.

7. The method according to claim 1 , further comprising:

preparing an opposite substrate facing the substrate, the opposite substrate being provided with a light shielding layer and color filter layers; and

forming a liquid crystal layer between the substrate and the opposite substrate.

8. The method according to claim 7 , wherein forming the liquid crystal layer comprises:

dropping the liquid crystal layer on at least one of the substrate and the opposite substrate; and

bonding the substrate and the opposite substrate.

9. An in-plane switching (IPS) mode liquid crystal display (LCD) device comprising:

a first substrate and a second substrate facing each other and respectively having pixel regions;

a liquid crystal layer formed between the first and second substrates;

an insulation layer formed in the pixel regions of the first substrate and including tapered sides;

a common electrode formed on one side of the tapered sides of the insulation layer; and

a pixel electrode formed on the other side of the tapered sides of the insulation layer, and

wherein the common electrode and the pixel electrode have predetermined slopes.

10. The IPS mode LCD device according to claim 9 , wherein the common electrode and the pixel electrode are made of one material of transparent metal and opaque metal.

11. The IPS mode LCD device according to claim 9 , wherein the common electrode and the pixel electrode each have a width that is less than 1 μm.

12. The IPS mode LCD device according to claim 9 , further comprising:

gate lines and data lines formed on the first substrate and crossing each other; and

thin film transistors formed in crossing regions of the gate lines and the data lines.

13. The IPS mode LCD device according to claim 9 , wherein the second substrate includes a light shielding layer and color filter layers formed thereon.

14. The IPS mode LCD device according to claim 9 , further comprising a spacer arranged between the first substrate and the second substrate to maintain a cell gap.

Assignments (2)
CHANGE OF NAME Recorded Jun 19, 2008
From: LG.PHILIPS LCD CO., LTD.
To: LG DISPLAY CO., LTD.
Reel/Frame 021147/0009 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 30, 2006
From: YOO, SOON SUNG; CHO, HEUNG LYUL
To: LG.PHILIPS LCD CO., LTD.
Reel/Frame 018069/0878 →