IP Library Granted Patent US 7,328,115
Granted Patent B2
US 7,328,115 · App. 11/488,841 · Granted Feb 5, 2008

Quality assurance IC having clock trimmer

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,328,115
App. No.
11/488,841
Granted
Feb 5, 2008
Kind
B2
Abstract

A quality assurance integrated circuit for a print controller is provided. The IC has a memory, a system clock having a ring oscillator for generating a clock signal, clock trim circuitry for trimming the clock signal generated by the system clock and a processor. The processor is arranged to, in response to receiving an external signal, determine the number of cycles of the clock or external signal during a predetermined number of cycles of the external or clock signal, respectively and to output the determined number of cycles to an external circuit, and, in response to receiving a trim value based on the determined number of cycles from the external circuit, store the trim value in the memory and control the clock trim circuitry to trim the frequency of the clock signal generated by the ring oscillator using the trim value.

Claims (19)

1. A quality assurance integrated circuit for a print controller, the integrated circuit comprising:

a memory;

a system clock having a ring oscillator for generating a clock signal;

clock trim circuitry for trimming the frequency of the clock signal generated by the system clock; and

a processor arranged to:

in response to receiving an external signal, determine the number of cycles of the clock signal during a predetermined number of cycles of the external signal or the number of cycles of the external signal during a predetermined number of cycles of the clock signal and to output the determined number of cycles to an external circuit; and

in response to receiving a trim value based on the determined number of cycles from the external circuit, store the trim value in the memory and control the clock trim circuitry to trim the frequency of the clock signal generated by the ring oscillator using the trim value.

2. A quality assurance integrated circuit according to claim 1 , wherein the memory incorporates non-volatile memory.

3. A quality assurance integrated circuit according to claim 2 , where the non-volatile memory is flash RAM.

4. A quality assurance integrated circuit according to claim 1 , wherein the clock trim circuitry incorporates a register, the processor being arranged to loading the trim value from the memory into register.

5. A quality assurance integrated circuit according to claim 1 , wherein the trim value is stored permanently in the integrated circuit.

6. A quality assurance integrated circuit according to claim 1 , further comprising at least one fuse, the processor being arranged to blow the at least one fuse upon outputting the determined number of cycles to the external circuit, thereby preventing the subsequently received and stored trim value from being changed.

7. A quality assurance integrated circuit according to claim 1 , further comprising a digital to analog converter configured to convert the stored trim value to a voltage and supply the voltage to an input of the ring oscillator, thereby to control the frequency of the clock signal generated by the ring oscillator.

8. A quality assurance integrated circuit according to claim 1 , wherein the integrated circuit is configured to operate under conditions in which the signal for which the number of cycles is being determined is at a considerably higher frequency than the other signal.

9. A quality assurance integrated circuit according to claim 8 , configured to operate when a ratio of the number of cycles determined and the predetermined number of cycles is greater than about 2.

10. A quality assurance integrated circuit according to claim 9 , wherein the ratio is greater than about 4.

11. A quality assurance integrated circuit according to claim 1 , disposed in a package having an external pin for receiving the external signal.

12. A quality assurance integrated circuit according to claim 11 , wherein the pin is a serial communication pin configurable for serial communication when the trim value is being set.

13. A quality assurance integrated circuit according to claim 1 , wherein the trim value is also based on a compensation factor accounting for a temperature of the integrated circuit during the determination of the number of cycles.

Assignments (3)
CHANGE OF NAME Recorded Jun 25, 2014
From: ZAMTEC LIMITED
To: MEMJET TECHNOLOGY LIMITED
Reel/Frame 033244/0276 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 28, 2013
From: SILVERBROOK RESEARCH PTY. LIMITED
To: ZAMTEC LIMITED
Reel/Frame 031506/0621 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 19, 2006
From: SHIPTON, GARY; WALMSLEY, SIMON ROBERT
To: SILVERBROOK RESEARCH PTY LTD
Reel/Frame 018070/0906 →