IP Library Granted Patent US 7,672,455
Granted Patent B2
US 7,672,455 · App. 11/498,038 · Granted Mar 2, 2010

Method and apparatus for data encryption

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,672,455
App. No.
11/498,038
Granted
Mar 2, 2010
Kind
B2
Abstract

A method and apparatus for use in encrypting and decrypting digital communications converting an initial block to final block based on freely selectable control information and secret key information having double the length of prior art keys and maintaining compatibility with the prior art encryption system.

Claims (15)

1. A block cipher hardware device used in encrypting and decrypting information in a cryptographically secured digital communication system, the block cipher device comprising:

plural encryption stages that are computationally a function of an input data block, a control data block, a key data sub-block, and a key scheduler for randomizing the key data sub-block, the key scheduler further comprising:

a first shift register;

a first means for randomizing a portion of the key data block using the said first shift register;

a first modulo two summing combiner for serially combining a serial output from the first shift register and the serial output from said first randomizing means to provide a first combined data output;

a first key data sub-block derived from the contents of said first shift register;

a second shift register;

a second means for randomizing a portion of the key data block using the said second shift register;

a second modulo two summing combiner for serially combining the serial output from the second shift register and the serial output from said second randomizing means to provide a second combined data output;

a second key data sub-block derived from the contents of the second shift register;

a third modulo two summing combiner for combining said first key data sub-block and said second key data sub-block to produce a third key data sub-block;

a first function unit that is computationally a function of the second key data sub-block for providing a fourth key data sub-block; and

circuit means for providing said first, third and fourth key data sub-blocks to different ones of said plural encryption stages.

2. The block cipher hardware device of claim 1 wherein both said first and second randomizing means includes a selectively customized look-up table.

3. The block cipher hardware device of claim 2 wherein the customized look-up table of said first and second means for randomizing are identical.

Assignments (2)
CHANGE OF NAME Recorded Nov 19, 2018
From: HARRIS SOLUTIONS NY, INC.
To: HARRIS GLOBAL COMMUNICATIONS, INC.
Reel/Frame 047598/0361 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 19, 2018
From: HARRIS CORPORATION
To: HARRIS SOLUTIONS NY, INC.
Reel/Frame 047600/0598 →