IP Library Granted Patent US 7,626,243
Granted Patent B2
US 7,626,243 · App. 11/499,381 · Granted Dec 1, 2009

ESD protection for bipolar-CMOS-DMOS integrated circuit devices

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,626,243
App. No.
11/499,381
Granted
Dec 1, 2009
Kind
B2
Abstract

An Electro-Static Discharge (ESD) protection device is formed in an isolated region of a semiconductor substrate. The ESD protection device may be in the form of a MOS or bipolar transistor or a diode. The isolation structure may include a deep implanted floor layer and one or more implanted wells that laterally surround the isolated region. The isolation structure and ESD protection devices are fabricated using a modular process that includes virtually no thermal processing. Since the ESD device is isolated, two or more ESD devices may be electrically “stacked” on one another such that the trigger voltages of the devices are added together to achieve a higher effective trigger voltage.

Claims (27)

1. An isolated ESD protection device, the device being connected between the input terminals of a circuit to be protected, both the device and the circuit being formed in a semiconductor substrate of a first conductivity type, the device comprising:

a floor isolation layer of a second conductivity type;

a sidewall isolation region of the second conductivity type, the sidewall isolation region extending down from a surface of the substrate and merging with the floor isolation layer to form an isolated region of the substrate; and

an ESD clamp structure within the isolated region, the ESD clamp structure comprising a diode, the diode comprising:

a cathode region of the second conductivity type at the surface of the isolated region; and

an anode region of the first conductivity type beneath the cathode region;

wherein a first portion of the sidewall isolation region near the surface has a peak doping concentration that is lower than a peak doping concentration of a second portion of the sidewall isolation region below the first portion.

2. The isolated ESD protection device of claim 1 wherein the sidewall isolation region is annular.

3. The isolated ESD protection device of claim 2 wherein the annular sidewall isolation region is circular.

4. The isolated ESD protection device of claim 2 wherein the annular sidewall isolation region is rectangular.

5. The isolated ESD protection device of claim 2 wherein the annular sidewall isolation region is hexagonal.

6. The isolated ESD protection device of claim 1 further comprising an isolation contact region at a surface of the substrate within the sidewall isolation region, the isolation contact region being in electrical contact with an isolation contact.

7. The isolated ESD protection device of claim 1 wherein

the cathode region extends across the isolated region and is bounded on opposite ends by the sidewall isolation region.

8. An isolated ESD protection device, the device being connected between the input terminals of a circuit to be protected, both the device and the circuit being formed in a semiconductor substrate of a first conductivity type, the device comprising:

a floor isolation layer of a second conductivity type;

a sidewall isolation region of the second conductivity type, the sidewall isolation region extending down from a surface of the substrate and merging with the floor isolation layer to form an isolated region of the substrate; and

an ESD clamp structure within the isolated region, the ESD clamp structure comprising a diode, the diode comprising:

a cathode region of the second conductivity type at the surface of the isolated region; and

an anode region of the first conductivity type beneath the cathode Region;

wherein a first portion of the anode region has a peak doping concentration that is lower than a peak doping concentration of a second portion of the anode region, the second portion being located directly below the first portion.

9. The isolated ESD protection device of claim 8 wherein the cathode region extends across the isolated region and is bounded on opposite ends by the sidewall isolation region.

10. The isolated ESD protection device of claim 8 wherein the sidewall isolation region is annular.

11. The isolated ESD protection device of claim 10 wherein the annular sidewall isolation region is circular.

12. The isolated ESD protection device of claim 10 wherein the annular sidewall isolation region is rectangular.

13. The isolated ESD protection device of claim 10 wherein the annular sidewall isolation region is hexagonal.

14. The isolated ESD protection device of claim 8 further comprising an isolation contact region at a surface of the substrate within the sidewall isolation region, the isolation contact region being in electrical contact with an isolation contact.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 8, 2025
From: ADVANCED ANALOGIC TECHNOLOGIES INCORPORATED
To: SKYWORKS SOLUTIONS, INC.
Reel/Frame 071234/0320 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 29, 2006
From: CHAN, WAI TIEN
To: ADVANCED ANALOGIC TECHNOLOGIES (HONG KONG) LIMITED
Reel/Frame 018613/0619 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 29, 2006
From: DISNEY, DONALD RAY; CHEN, JUN-WEI; WILLIAMS, RICHARD K.; RYU, HYUNGSIK
To: ADVANCED ANALOGIC TECHNOLOGIES, INC.
Reel/Frame 018637/0435 →