IP Library Granted Patent US 7,522,226
Granted Patent B2
US 7,522,226 · App. 11/502,670 · Granted Apr 21, 2009

Liquid crystal display

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,522,226
App. No.
11/502,670
Granted
Apr 21, 2009
Kind
B2
Abstract

A liquid crystal display (“LCD”) includes a data interconnection line including a data line, a source electrode as a branch of the data line, and a drain electrode formed spaced apart from the source electrode, a semiconductor layer formed under the data interconnection line and connected to the source electrode and the drain electrode below the source electrode and the drain electrode and forming a channel region, and a gate interconnection line formed under the semiconductor layer and including a gate line intersecting the data line, the gate line extending in a first direction and the data line extending in a second direction, and a gate electrode branched from the gate line, wherein the gate line includes a first recess having a first width and a first length.

Claims (31)

1. A liquid crystal display (LCD) comprising:

a first panel comprising:

an insulating substrate;

a gate interconnection line formed on the insulating substrate and including a gate line and the gate electrode branched from the gate line, the gate line extending in a first direction;

a data interconnection line including a data line, a source electrode as a branch of the data line, and a drain electrode formed spaced apart from the source electrode, the data line electrode extending in a second direction to intersect the gate line;

a semiconductor layer formed on the gate electrode and having a channel region between the source electrode and the drain electrode; and

a pixel electrode formed for a pixel region defined by the gate interconnection line and the data interconnection line;

a second panel facing the first panel, and

a liquid crystal layer interposed between the first and second panels,

wherein the gate line includes a first recess having a first length in the first direction and a first width extending in the second direction.

2. The LCD of claim 1 , further comprising the dielectric layer interposed between the pixel electrode and the source and the drain electrode.

3. The LCD of claim 2 , wherein the dielectric layer is made of an organic layer.

4. The LCD of claim 2 , wherein the dielectric layer is made of color resin.

5. The LCD of claim 1 , wherein the first recess of the gate line faces the pixel region.

6. The LCD of claim 1 , wherein the length of the first recess is greater than the width of the first recess.

7. The LCD of claim 1 , wherein the length of the first recess is approximately 30-70% of a width of the pixel region.

8. The LCD of claim 1 , wherein the gate electrode has a second recess having a second width under the drain electrode.

9. The LCD of claim 8 , wherein a bar-type end portion of the drain electrode overlaps the second recess of the gate electrode.

10. The LCD of claim 8 , wherein the second recess of the gate electrode faces away from the data line.

11. The LCD of claim 8 , wherein an end portion of the second recess is aligned with an end portion of the channel region.

12. The LCD of claim 11 , wherein a central portion of the second recess and a central portion of the channel region are aligned with a longitudinal axis of an end portion of the drain electrode.

13. The LCD of claim 12 , wherein the longitudinal axis of the end portion of the drain electrode is substantially parallel to the first direction.

14. The LCD of claim 8 , wherein the second width is in a range of 3-5 μm.

15. The LCD of claim 1 , further comprising a light blocking layer covering the first recess.

16. The LCD of claim 15 , wherein the light blocking layer has a width of approximately 30-70% of that of a pixel region.

17. The LCD of claim 15 , wherein the light blocking layer is in a floating state in which no voltage is applied.

18. The LCD panel of claim 15 , wherein the light blocking layer is made of a same material as the source electrode and the drain electrode.

19. The LCD of claim 15 , wherein the light blocking layer is made in a same layer as the data interconnection line.

20. The LCD of claim 1 , wherein the first width is in a range of 9-11 μm.

21. The LCD of claim 1 , wherein a dielectric constant of the liquid crystal layer is in a range of 3-5 in a normally white mode.

22. The LCD of claim 1 , wherein a dielectric constant of the liquid crystal layer is in a range of 13-15 in a normally black mode.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 21, 2012
From: SAMSUNG ELECTRONICS CO., LTD.
To: SAMSUNG DISPLAY CO., LTD.
Reel/Frame 029019/0139 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 11, 2006
From: PARK, HYEONG-JUN; KIM, KYUNG-WOOK; AHN, BYEONG-JAE; LEE, BONG-JUN; MOON, YEON-KYU
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 018170/0674 →