IP Library Granted Patent US 7,760,531
Granted Patent B2
US 7,760,531 · App. 11/511,262 · Granted Jul 20, 2010

Semiconductor module

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,760,531
App. No.
11/511,262
Granted
Jul 20, 2010
Kind
B2
Abstract

A semiconductor module includes a first semiconductor device, a second semiconductor device and a reference voltage supplying circuit. The first semiconductor device includes a first electrode. The second semiconductor device includes a second electrode. The reference voltage supplying circuit is for supplying a reference potential to the first electrode and the second electrode and for suppressing a noise to be transferred between the first electrode and the second electrode.

Claims (55)

1. A semiconductor module comprising:

a first semiconductor memory device comprising a first electrode;

a second semiconductor memory device comprising a second electrode; and

a reference voltage supplying circuit for supplying a reference potential to the first electrode and the second electrode and for suppressing a noise to be transferred between the first electrode and the second electrode, wherein:

the reference voltage supplying circuit comprises a first reference electrode and a second reference electrode;

the first reference electrode is a plane electrode connected to the first electrode; and

the second reference electrode is a plane electrode connected to the second electrode.

2. The semiconductor module according to claim 1 , wherein:

the reference voltage supplying circuit comprises a first decoupling capacitor and a second decoupling capacitor;

the first decoupling capacitor is connected to the first electrode and the first reference electrode; and

the second decoupling capacitor is connected to the second electrode and the second reference electrode.

3. The semiconductor module according to claim 2 , wherein:

the reference voltage supplying circuit comprises a connection portion connected between the first reference electrode and the second reference electrode; and

the connection portion has an equivalent series inductance which is ten times or more of an equivalent series inductance of the first decoupling capacitor.

4. The semiconductor module according to claim 3 , wherein the connection portion comprises a resistor and an inductor connected to the resistor in series.

5. The semiconductor module according to claim 4 , wherein the inductor comprises a trace, which has a width and a length equal to or less than one-hundredth of the width.

6. The semiconductor module according to claim 2 , wherein:

the reference voltage supplying circuit comprises a first circuit and a second circuit;

the first circuit comprises the first reference electrode and the first decoupling capacitor;

the second circuit comprises the second reference electrode and the second decoupling capacitor;

the first circuit comprises a first anti-resonant frequency;

the second circuit comprises a second anti-resonant frequency different from the first anti-resonant frequency.

7. The semiconductor module according to claim 6 , wherein the second anti-resonant frequency is different from the first anti-resonant frequency by 5% or more of a basic frequency of the first anti-resonant frequency.

8. The semiconductor module according to claim 2 , wherein the first decoupling capacitor has a first capacitance, while the second decoupling capacitor has a second capacitance different from the first capacitance.

9. The semiconductor module according to claim 8 , wherein the second capacitance is different from the first capacitance by 10% or more of the first capacitance.

10. The semiconductor module according to claim 2 , wherein the first decoupling capacitor has a first equivalent series inductance, while the second decoupling capacitor has a second equivalent series inductance different from the first equivalent series inductance by 10% or more of the first equivalent series inductance.

11. The semiconductor module according to claim 2 , further comprising a third semiconductor memory device including a third electrode, a first pathway and a second pathway, wherein:

the third semiconductor memory device is mounted on the first semiconductor memory device;

the third electrode is connected to the first electrode and the first decoupling capacitor;

the first pathway exists between the first decoupling capacitor and the first semiconductor memory device and has a first equivalent series inductance;

the second pathway exists between the first decoupling capacitor and the third semiconductor memory device and has a second equivalent series inductance;

the second equivalent series inductance is different from the first equivalent series inductance by 10% or more of the first equivalent series inductance.

12. The semiconductor module according to claim 1 , wherein the first reference electrode has a first area, and the second reference electrode has a second area different from the first area.

13. The semiconductor module according to claim 12 , wherein the second area is different from the first area by 10% or more of the first area.

14. The semiconductor module according to claim 1 , further comprising a ground layer, wherein a distance between the first reference electrode and the ground layer is different from another distance between the second reference electrode and the ground layer.

15. The semiconductor module according to claim 1 , wherein the reference voltage supplying circuit comprises a first Thevenin termination portion supplying a reference potential to the first electrode and a second Thevenin termination portion supplying the reference potential to the second electrode.

16. The semiconductor module according to claim 1 , wherein:

the reference voltage supplying circuit comprises a Thevenin termination portion;

a first resistor and a second resistor;

the Thevenin termination portion supplies a reference potential to the first electrode and the second electrode;

the first resistor is connected between the Thevenin termination portion and the first reference electrode; and

the second resistor is connected between the Thevenin termination portion and the second reference electrode.

17. A semiconductor module comprising:

a first semiconductor memory device comprising a first electrode;

a second semiconductor memory device comprising a second electrode;

a reference voltage supplying circuit for supplying a reference potential to the first electrode and the second electrode and for suppressing a noise to be transferred between the first electrode and the second electrode; and

a module board having a first surface, wherein

the first semiconductor memory device and the second semiconductor memory device are arranged on the first surface.

18. A semiconductor module comprising:

a first semiconductor memory device comprising a first electrode;

a second semiconductor memory device comprising a second electrode; and

a reference voltage supplying circuit for supplying a reference potential to the first electrode and the second electrode and for suppressing a noise to be transferred between the first electrode and the second electrode, wherein:

the reference voltage supplying circuit comprises a connection portion and a Thevenin termination portion;

the connection portion is connected between the first reference electrode and the second reference electrode; and

the Thevenin termination portion supplies a reference potential to the first electrode.

Assignments (5)
CHANGE OF NAME Recorded Aug 24, 2016
From: PS5 LUXCO S.A.R.L.
To: LONGITUDE SEMICONDUCTOR S.A.R.L.
Reel/Frame 039793/0880 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 24, 2016
From: PS4 LUXCO S.A.R.L.
To: PS5 LUXCO S.A.R.L.
Reel/Frame 039818/0506 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 15, 2014
From: ELPIDA MEMORY, INC.
To: PS4 LUXCO S.A.R.L.
Reel/Frame 032896/0001 →
SECURITY AGREEMENT Recorded Jul 29, 2013
From: PS4 LUXCO S.A.R.L.
To: ELPIDA MEMORY INC.
Reel/Frame 032414/0261 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 29, 2006
From: NISHIO, YOJI; FUNABA, SEIJI; UEMATSU, YUTAKA; OSAKA, HIDEKI
To: ELPIDA MEMORY, INC.
Reel/Frame 018251/0675 →