IP Library Granted Patent US 9,343,496
Granted Patent B2
US 9,343,496 · App. 11/519,663 · Granted May 17, 2016

Solid-state imaging device, production method thereof and camera

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,343,496
App. No.
11/519,663
Granted
May 17, 2016
Kind
B2
Abstract

A solid-state imaging device and the production method capable of effectively suppressing color mixture between sensor portions, and a camera provided with the solid-state imaging device are provided: wherein the solid-state imaging device includes a first conductivity type semiconductor substrate, a second conductivity type epitaxial layer formed on the first conductivity type semiconductor substrate, a first conductivity type sensor portion formed in the epitaxial layer, and an active element formed in the epitaxial layer and for reading charges obtained by photoelectric conversion at the sensor portion.

Claims (22)

1. A solid-state imaging device, comprising:

a semiconductor substrate;

a second conductivity type epitaxial layer formed over the semiconductor substrate;

a plurality of first conductivity type first sensor portions formed in the epitaxial layer;

a plurality of first conductivity type second sensor portions formed below the plurality of the first sensor portions in the epitaxial layer;

a second conductivity type diffusion isolation region formed in the epitaxial layer between the first sensor portions;

a first conductivity type contact portion in the epitaxial layer connected to a surface of the semiconductor substrate, the first conductivity contact portion applying a predetermined voltage to the semiconductor substrate; and

wherein the contact portion is formed of the material that forms the second sensor portions which extends to contact the semiconductor substrate.

2. A solid-state imaging device as set forth in claim 1 , wherein concentration of a second conductivity type impurity of the epitaxial layer differs in a depth direction.

3. A solid-state imaging device as set forth in claim 1 , wherein an area of the sensor portion is larger at a deep region relative to the area at a shallow region.

4. A solid-state imaging device, comprising:

a semiconductor substrate;

a second conductivity type epitaxial layer formed over the semiconductor substrate;

a plurality of first conductivity type first sensor portions formed in the epitaxial layer;

a plurality of first conductivity type second sensor portions formed below the plurality of the first sensor portions in the epitaxial layer;

a second conductivity type diffusion isolation region formed in the epitaxial layer between the first sensor portions;

a first conductivity type contact portion in the epitaxial layer connected to a surface of the semiconductor substrate, the first conductivity contact portion applying a predetermined voltage to the semiconductor substrate; and further wherein the contact portion is formed of the material that forms the second sensor portions which extends to contact the semiconductor substrate.

5. A solid-state imaging device as set forth in claim 1 , furthermore comprising an electric field relaxation portion formed at least at a side of the diffusion isolation region.

6. The solid state imaging device as set forth in claim 1 , wherein a distance from a surface of the epitaxial layer to the silicon substrate is less at the contact portion than at the sensor portions.

7. The solid state imaging device as set forth in claim 1 , wherein the contact portion applies a voltage to the substrate.

8. A solid-state imaging device as set forth in claim 1 , wherein gate electrodes of a plurality of transistors are formed perpendicularly above the second conductivity type diffusion isolation region.

9. A solid-state imaging device as set forth in claim 4 , wherein gate electrodes of a plurality of transistors are formed perpendicularly above the second conductivity type diffusion isolation region.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 19, 2016
From: SONY CORPORATION
To: SONY SEMICONDUCTOR SOLUTIONS CORPORATION
Reel/Frame 040419/0001 →