IP Library Granted Patent US 7,572,683
Granted Patent B2
US 7,572,683 · App. 11/558,065 · Granted Aug 11, 2009

Semiconductor device, the method of manufacturing the same, and two-way switching device using the semiconductor devices

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,572,683
App. No.
11/558,065
Granted
Aug 11, 2009
Kind
B2
Abstract

A semiconductor device is disclosed that reduces the reverse leakage current caused by reverse bias voltage application and reduces the on-voltage of the IGBT. A two-way switching device using the semiconductor devices is provided, and a method of manufacturing the semiconductor device is disclosed. The reverse blocking IGBT reduces the reverse leakage current and the on-voltage by bringing portions of an n − -type drift region 1 that extend between p-type base regions and an emitter electrode into Schottky contact to form Schottky junctions.

Claims (6)

1. A method of manufacturing the semiconductor device including a semiconductor substrate, an n-type drift region in the semiconductor substrate, p-type base regions formed selectively in the surface portion of the drift region, one or more n-type emitter regions in the surface portion of each of the base regions, a gate electrode over a part of each of the base regions and a part of the one or more emitter regions, with a gate insulation film interposed beneath the gate electrode, an emitter electrode in contact with the base regions and the emitter regions, second p-type semiconductor regions in the surface portion of the drift region, the second p-type semiconductor regions being shaped as islands arranged as a ring surrounding the base regions, a p-type collector region on the back surface of the drift region, a p-type separation region in contact with the side faces of the collector region and the side faces of the drift region, and a collector electrode on the collector region, the method comprising:

extending the drift region between the base regions;

implanting boron ions at a dose amount between 1×10 11 cm −2 and 1×10 14 cm −2 into portions of the drift region that extend between the base regions to form first p-type semiconductor regions and into portions of the drift region that extend between the island-shaped second p-type semiconductor regions, thereby forming third p-type semiconductor regions;

making the first p-type semiconductor regions and the emitter electrode contact each other; and

making the second p-type semiconductor regions and the third p-type semiconductor regions contact the peripheral portion of the emitter electrode simultaneously with making the first p-type semiconductor regions and the emitter electrode contact each other.

2. The method according to claim 1 , wherein a heat treatment is conducted at 550° or lower, to form the first p-type semiconductor regions.

Assignments (2)
MERGER AND CHANGE OF NAME Recorded Aug 26, 2011
From: FUJI ELECTRIC SYSTEMS CO., LTD. (FES); FUJI TECHNOSURVEY CO., LTD. (MERGER BY ABSORPTION)
To: FUJI ELECTRIC CO., LTD.
Reel/Frame 026970/0872 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 20, 2010
From: FUJI ELECTRIC DEVICE TECHNOLOGY CO., LTD.
To: FUJI ELECTRIC SYSTEMS CO., LTD.
Reel/Frame 024252/0438 →