IP Library Granted Patent US 7,800,181
Granted Patent B2
US 7,800,181 · App. 11/582,556 · Granted Sep 21, 2010

Semiconductor device and method for fabricating the same

Assignee: Panasonic Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,800,181
App. No.
11/582,556
Granted
Sep 21, 2010
Kind
B2
Abstract

A gate electrode is formed on a semiconductor substrate containing silicon, then source/drain regions are formed in regions of the semiconductor substrate located to both sides of the gate electrode, and then a nickel alloy silicide layer is formed on at least either the gate electrode or the source/drain regions. In the step of forming the nickel alloy silicide layer, a nickel alloy film and a nickel film are sequentially deposited on the semiconductor substrate and thereafter subjected to heat treatment.

Claims (28)

1. A semiconductor device comprising a CMOS portion and an eFUSE portion both on a semiconductor substrate, wherein

a first nickel alloy silicide layer is used for the CMOS portion,

a second nickel alloy silicide layer is used for the eFUSE portion,

the heat-resistant temperature of the first nickel alloy silicide layer is higher than that of the second nickel alloy silicide layer

the heat-resistant temperature of the first nickel alloy silicide layer is greater than or equal to 600° C., and the heat-resistant temperature of the second nickel alloy silicide layer is less than or equal to 500° C.

2. The semiconductor device of claim 1 further comprising

a gate electrode formed on the semiconductor substrate,

wherein the eFUSE portion is formed in a fine-line portion of the gate electrode.

3. The semiconductor device of claim 1 further comprising

a gate electrode formed on the semiconductor substrate, and

a contact formed on the gate electrode so as to be connected to the gate electrode,

wherein the eFUSE portion is formed in a portion of the gate electrode connected to the contact.

4. The semiconductor device of claim 1 , wherein

an alloyed metal contained in the first nickel alloy silicide layer is identical with an alloyed metal contained in the second nickel alloy silicide layer, and

a nickel alloy forming the first nickel alloy silicide layer has a lower nickel content than a nickel alloy forming the second nickel alloy silicide layer.

5. The semiconductor device of claim 1 , wherein

a nickel alloy forming the first nickel alloy silicide layer has a nickel content of less than or equal to 30 at %, and

a nickel alloy forming the second nickel alloy silicide layer has a nickel content of greater than or equal to 70 at %.

6. The semiconductor device of claim 1 , wherein

an alloyed metal contained in each of the first and second nickel alloy silicide layers is a metal capable of forming a silicide having a higher melting point than nickel silicide.

7. The semiconductor device of claim 1 , wherein

an alloyed metal contained in each of the first and second nickel alloy silicide layers is vanadium (V), molybdenum (Mo), cobalt (Co), niobium (Nb), tantalum (Ta), tungsten (W), zirconium (Zr), manganese (Mn), iron (Fe), iridium (Ir), ruthenium (Ru), rhodium (Rh), or hafnium (Hf).

8. The semiconductor device of claim 1 , wherein

the first and second nickel alloy silicide layers are each formed by siliciding a multilayer structure including a nickel alloy film and a nickel film, and

the nickel film contained in the multilayer structure forming the first nickel alloy silicide layer is thinner than the nickel film contained in the multilayer structure forming the second nickel alloy silicide layer.

9. The semiconductor device of claim 1 , wherein

the first and second nickel alloy silicide layers contain different alloyed metals, and

a melting point of the alloyed metal contained in the first nickel alloy silicide layer is higher than a melting point of the alloyed metal contained in the second nickel alloy silicide layer.

Assignments (3)
CHANGE OF NAME Recorded Nov 24, 2008
From: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
To: PANASONIC CORPORATION
Reel/Frame 021897/0671 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 15, 2008
From: TOKYO INSTITUTE OF TECHNOLOGY
To: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
Reel/Frame 021276/0538 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 24, 2007
From: OKUNO, YASUTOSHI; MATSUMOTO, MICHIKAZU; KUBOTA, MASAFUMI; UEDA, SEIJI; IWAI, HIROSHI; TSUTSUI, KAZUO; KAKUSHIMA, KUNIYUKI
To: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.; TOKYO INSTITUTE OF TECHNOLOGY
Reel/Frame 018794/0196 →
Priority Claims (2)
JP 2005-304753 · Oct 19, 2005 · national
JP 2005-355808 · Dec 9, 2005 · national
Continuity (1)
Related Publication 20070093047A1 · Apr 26, 2007