IP Library Patent Application 11605411
Patent Application
App. No. 11/605,411

Image processor and image processing method

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
11/605,411
Abstract

An image processor, which requires a transfer rate lower than the conventional rate, for transmitting pixel data between a DDR-DRAM and a memory, and is configured of: a decoded chrominance pixel output unit which writes pixel data into a DDR-DRAM per p×q pixel unit or per p×q pixel units, each pixel unit being made up of p lines of pixels aligned in a vertical direction and q rows of pixels aligned in a horizontal direction; and a reference chrominance pixel input unit which reads out the pixel data of the pixels from the DDR-DRAM per p×q pixel unit or p×q pixel units, in which the decoded chrominance pixel output unit has an interleaving unit that interleaves q rows of p×q pixels to be written into the DDR-DRAM, so as to generate a pixel data sequence in which the pixel data of the pixels located in q rows is multiplexed and placed in a line.

Claims (61)

1 . An image processor which is connected to a memory and performs image processing on a picture held in the memory, said processor comprising:

a pixel output unit operable to write pixel data of pixels into the memory per p×q pixel unit or p×q pixel units, where p is a natural number of 2 or greater and q is a natural number, the pixel unit being made up of p lines of pixels aligned in a vertical direction and q rows of pixels aligned in a horizontal direction;

a pixel input unit operable to read the pixel data per p×q pixel unit or p×q pixel units from the memory; and

an interleaving unit operable to interleave q rows of p×q pixels to be written into the memory, so as to generate a pixel data sequence in which the pixel data of the pixels located in q rows are multiplexed and placed on one line.

2 . The image processor according to claim 1 , further comprising:

a coding unit operable to estimate a motion of an image of the picture by referring to the pixel data read by said pixel input unit, and to code the picture using the estimated motion; and

a decoding unit operable to decode the coded picture,

wherein said pixel output unit is operable to write, into the memory, the pixel data of the picture decoded by said decoding unit, and

said pixel input unit is operable to read, from the memory, the pixel data written by said pixel output unit.

3 . The image processor according to claim 1 , further comprising

a decoding unit operable to obtain the coded picture and decode the obtained picture with reference to the pixel data read by said pixel input unit,

wherein said pixel output unit is operable to write, into the memory, the pixel data of the picture decoded by said decoding unit, and

said pixel input unit is operable to read, from the memory, the pixel data written by said pixel output unit.

4 . The image processor according to claim 1 ,

wherein the picture includes first and second chrominance images, and

said interleaving unit is operable to interleave q rows of p×q pixels of the first and second chrominance images and the pixel data of the first and second chrominance images so as to generate a pixel data sequence in which the pixel data of the first chrominance image and the pixel data of the second chrominance image are alternately placed to make a line and the pixel data of the respective chrominance images of the pixels located in q rows are multiplexed and placed on one line.

5 . The image processor according to claim 4 , further comprising

a coding unit operable to estimate a motion of an image of the picture, and to code the picture using the estimated motion; and

a decoding unit operable to decode the coded picture,

wherein said pixel output unit is operable to write, into the memory, the pixel data of the first and second chrominance images decoded by said decoding unit,

said pixel input unit is operable to read, from the memory, the pixel data written by said pixel output unit, and

said coding unit is operable to code the picture with reference to the pixel data read by said pixel input unit.

6 . The image processor according to claim 4 , further comprising

a decoding unit operable to obtain a coded picture and decode the obtained picture with reference to the pixel data read by said pixel input unit,

wherein said pixel output unit is operable to write, into the memory, the pixel data of the first and second chrominance images decoded by said decoding unit, and

said pixel input unit is operable to read the pixel data written by said pixel output unit from the memory.

7 . The image processor according to claim 1 ,

wherein p is a value of power-of-two.

8 . An image processor which is connected to a memory and performs image processing on a picture having a first chrominance image and a second chrominance image held in the memory, said processor comprising:

a pixel output unit operable to write pixel data of pixels into the memory per p×q pixel unit or p×q pixel units, where p is a natural number of 2 or greater and q is a natural number, the pixel unit being made up of p lines of pixels aligned in a vertical direction and q rows of pixels aligned in a horizontal direction;

a pixel input unit operable to read the pixel data from the memory per p×q pixel unit or p×q pixel units; and

an interleaving unit operable to interleave the pixel data of p×q pixels of the first and second chrominance images to be written in the memory, so as to generate a pixel data sequence in which the pixel data of the first chrominance image and the pixel data of the second chrominance image are alternately placed to make a line.

9 . The image processor according to claim 8 , further comprising:

a coding unit operable to estimate a motion of an image of the picture and code the picture using the estimated motion; and

a decoding unit operable to decode the coded picture,

wherein said pixel output unit is operable to write, into the memory, the pixel data of the first and second chrominance images decoded by said decoding unit,

said pixel input unit is operable to read the pixel data written by said pixel output unit from the memory, and

said coding unit is operable to code the picture with reference to the pixel data read by said pixel input unit.

10 . The image processor according to claim 8 , further comprising

a decoding unit operable to obtain the coded picture and decode the obtained picture with reference to the pixel data read by said pixel input unit,

wherein said pixel output unit is operable to write, into the memory, the pixel data of the first and second chrominance images decoded by said decoding unit, and

said pixel input unit is operable to read the pixel data written by said pixel output unit from the memory.

11 . An image processing method for performing image processing on a picture held in a memory, said method comprising:

writing pixel data of pixels into the memory per p×q pixel unit or p×q pixel units, where p is a natural number of 2 or greater and q is a natural number, the pixel unit being made up of p lines of pixels aligned in a vertical direction and q rows of pixels aligned in a horizontal direction; and

reading the pixel data from the memory per p×q pixel unit or p×q pixel units,

wherein said writing includes interleaving q rows of p×q pixels to be written into the memory so as to generate a pixel data sequence in which the pixel data of the pixels located in q rows are multiplexed and placed on one line.

12 . The image processing method according to claim 11 ,

wherein the picture includes first and second chrominance images, and

in said interleaving, q rows of p×q pixels of the first and second chrominance images are interleaved so that a pixel data sequence is generated, the pixel data sequence being a sequence in which the pixel data of the first chrominance image and the pixel data of the second chrominance image are alternately placed to make a line and the pixel data of the respective chrominance images of the pixels located in q rows are multiplexed and placed on one line.

13 . An image processing method for performing image processing on a picture held in a memory, said method comprising:

writing pixel data of pixels into the memory per p×q pixel unit or p×q pixel units, where p is a natural number of 2 or greater and q is a natural number, the pixel unit being made up of p lines of pixels aligned in a vertical direction and q rows of pixels aligned in a horizontal direction; and

reading the pixel data from the memory per p×q pixel unit or p×q pixel units,

wherein said writing includes interleaving q rows of p×q pixels of the first and second chrominance images to be written into the memory, so as to generate a pixel data sequence in which the pixel data of the first chrominance image and the pixel data of the second chrominance image are alternately placed to make a line.

14 . A computer readable medium having a program for performing image processing on a picture held in a memory, said program, when executed by a computer performs the steps of:

writing pixel data of pixels into the memory per p×q pixel unit or p×q pixel units, where p is a natural number of 2 or greater and q is a natural number, the pixel unit being made up of p lines of pixels aligned in a vertical direction and q rows of pixels aligned in a horizontal direction; and

reading the pixel data from the memory per p×q pixel unit or p×q pixel units,

wherein said writing includes interleaving q rows of p×q pixels to be written into the memory, so as to generate a pixel data sequence in which the pixel data of the pixels located in q rows are multiplexed and placed on one line.

15 . A computer readable medium having a program for performing image processing on a picture held in a memory, said program, when executed by a computer performs the steps of:

writing pixel data of pixels into the memory per p×q pixel unit or p×q pixel units, where p is a natural number of 2 or greater and q is a natural number, the pixel unit being made up of p lines of pixels aligned in a vertical direction and q rows of pixels aligned in a horizontal direction; and

reading the pixel data from the memory per p×q pixel unit or p×q pixel units,

wherein said writing includes interleaving q rows of p×q pixels of the first and second chrominance images to be written into the memory, so as to generate a pixel data sequence in which the pixel data of the first chrominance image and the pixel data of the second chrominance image are alternately placed to make a line.

Assignments (2)
CHANGE OF NAME Recorded Nov 20, 2008
From: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
To: PANASONIC CORPORATION
Reel/Frame 021897/0534 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 6, 2007
From: JURI, TATSURO
To: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
Reel/Frame 018857/0932 →