IP Library Granted Patent US 8,243,916
Granted Patent B2
US 8,243,916 · App. 11/623,283 · Granted Aug 14, 2012

CODEC circuit for POTS system

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,243,916
App. No.
11/623,283
Granted
Aug 14, 2012
Kind
B2
Abstract

A CODEC circuit for POTS system comprises a digital circuit for outputting a digital control signal having a first bit width, the digital control signal being indicative of a voltage to be applied to a POTS subscriber line pair. Further, the CODEC circuit comprises a noise shaper coupled to an output of the digital circuit for generating a noise-shaped control signal and a digital-to-analog converter coupled to an output of the noise shaper, the input of the digital-to-analog converter having a second bit width being larger than 1 and smaller than the first bit width.

Claims (53)

1. A CODEC circuit for telecommunications system, comprising:

a digital circuit configured to output a digital control signal having a first bit width, the digital control signal being indicative of a voltage to be applied to a telecommunications system subscriber line pair;

a noise shaper coupled to an output of the digital circuit and configured to generate a noise-shaped control signal; and

a digital-to-analog converter coupled to an output of the noise shaper, an input of the digital-to-analog converter having a second bit width being larger than 1 and smaller than the first bit width.

2. The CODEC circuit according to claim 1 , wherein the noise shaper is configured to reduce the first bit width to the second bit width.

3. The CODEC circuit according to claim 1 , wherein the noise shaper is configured to be switched off during operation of the CODEC circuit.

4. The CODEC circuit according to claim 1 , further comprising:

an oversampling circuit coupled between the output of the digital circuit and an input of the noise shaper.

5. The CODEC circuit according to claim 3 , further comprising:

a circuit for monitoring a quantity indicative of a transient response of the digital control signal; and

a disabling circuit for disabling the noise shaper if the quantity indicative of a transient response of the digital control signal is smaller than a threshold.

6. The CODEC circuit according to claim 1 , further comprising:

a low pass filter having an input coupled to an output of the digital-to-analog converter.

7. The CODEC circuit according to claim 6 , wherein the cut-off frequency of the low pass filter is higher than 100 Hz.

8. The CODEC circuit according to claim 6 , wherein the cut-off frequency of the low pass filter is higher than 500 Hz.

9. The CODEC circuit according to claim 6 , wherein the cut-off frequency of the low pass filter is about or higher than 1000 Hz.

10. The CODEC circuit according to claim 1 , wherein the second bit width is approximately 9.

11. The CODEC circuit according to claim 1 , wherein the first bit width is approximately 16.

12. The CODEC circuit according to claim 6 , further comprising:

an output configured to provide a control signal for an external power supply of a Subscriber Line Interface Circuit (SLIC), wherein the output is electrically connected to a node located between the output of the digital-to-analog converter and the input of the low pass filter.

13. The CODEC circuit according to claim 4 , wherein the oversampling circuit comprises:

a first interpolation circuit configured to enhance a first sampling rate at an input of the oversampling circuit to an intermediate sampling rate; and

a second interpolation circuit configured to enhance the intermediate sampling rate to a second sampling rate at an output of the oversampling circuit.

14. The CODEC circuit according to claim 4 , wherein the oversampling circuit comprises a low pass filter for suppressing mirror frequencies.

15. The CODEC circuit according to claim 13 , wherein the first sampling rate is of the order of 1 to 10 kHz.

16. The CODEC circuit according to claim 13 , wherein the intermediate sampling rate is of the order of 500 kHz.

17. The CODEC circuit according to claim 13 , wherein the second sampling rate is of the order of 1 MHz.

18. A control circuit for generating a supply voltage to be applied at a telecommunications system subscriber line pair, comprising:

a Subscriber Line Interface Circuit (SLIC) being operative to power the subscriber line pair;

a current detection circuit configured to output a quantity representative of a current flowing through the subscriber line pair;

a CODEC circuit coupled to an input of the SLIC, the CODEC circuit comprising:

a digital control circuit configured to generate a digital control signal having a first bit width, the digital control signal being dependent from the quantity representative of the current flowing through the subscriber line pair;

a noise shaper coupled to the digital circuit configured to generate a noise-shaped control signal; and

a digital-to-analog converter having an input coupled to an output of the noise shaper, the input of the digital-to-analog converter having a second bit width being larger than 1 and smaller than the first bit width.

19. A control circuit for generating a supply voltage to be applied at a telecommunications system subscriber line pair, comprising:

a Subscriber Line Interface Circuit (SLIC) being operative to power the subscriber line pair;

a current detection circuit configured to output a quantity representative of a current flowing in the subscriber line pair;

a CODEC circuit coupled to an input of the SLIC, the CODEC circuit comprising:

a digital control circuit configured to generate a digital control signal which is dependent from the quantity representative of the current flowing in the subscriber line pair;

an oversampling circuit coupled to an output of the digital control circuit configured to enhance a first sampling rate at the output of the digital control circuit to a second sampling rate being greater than the first sampling rate at an output of the oversampling circuit; and

a noise shaper configured to noise shape the digital control signal, wherein the noise shaper is configured to be switched off during voice transmission operation of the CODEC circuit.

20. A method for generating a supply voltage for a telecommunications system subscriber line pair, comprising:

generating the supply voltage applied to the subscriber line pair in response to an interface control signal;

detecting a current flowing through the subscriber line pair;

generating a digital control signal dependent on the detected current;

noise shaping the digital control signal; and

digital-to-analog converting the noise shaped digital control signal to generate the interface control signal, wherein the noise shaped digital control signal has a bit width greater than 1 and smaller than the bit width of the digital control signal.

21. A CODEC circuit for telecommunications system, comprising:

a digital circuit configured to output a digital control signal, the digital control signal being indicative of a voltage to be applied to a telecommunications subscriber line pair;

a noise shaper coupled to an output of the digital circuit and configured to generate a noise-shaped control signal;

a digital-to-analog converter coupled to an output of the noise shaper;

a low pass filter having an input coupled to an output of the digital-to-analog converter; and

an output configured to provide a control signal for an external power supply of a subscriber line interface circuit, wherein the output is electrically connected to a node located between the output of the digital-to-analog converter and the input of the low pass filter.

Assignments (6)
SECURITY AGREEMENT Recorded Jul 9, 2021
From: MAXLINEAR, INC.; MAXLINEAR COMMUNICATIONS, LLC; EXAR CORPORATION
To: WELLS FARGO BANK, NATIONAL ASSOCIATION
Reel/Frame 056816/0089 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 27, 2020
From: INTEL CORPORATION
To: MAXLINEAR, INC.
Reel/Frame 053626/0636 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 20, 2020
From: LANTIQ BETEILIGUNGS-GMBH & CO. KG
To: INTEL CORPORATION
Reel/Frame 053259/0678 →
MERGER AND CHANGE OF NAME Recorded Jan 17, 2018
From: LANTIQ DEUTSCHLAND GMBH; LANTIQ BETEILIGUNGS-GMBH & CO. KG
To: LANTIQ BETEILIGUNGS-GMBH & CO. KG
Reel/Frame 045085/0292 →
MERGER Recorded Dec 18, 2017
From: LANTIQ DEUTSCHLAND GMBH
To: LANTIQ BETEILIGUNGS-GMBH & CO. KG
Reel/Frame 044907/0045 →
RELEASE OF SECURITY INTEREST RECORDED AT REEL/FRAME 025413/0340 AND 025406/0677 Recorded Apr 17, 2015
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: LANTIQ BETEILIGUNGS-GMBH & CO. KG
Reel/Frame 035453/0712 →