IP Library Granted Patent US 7,777,252
Granted Patent B2
US 7,777,252 · App. 11/632,665 · Granted Aug 17, 2010

III-V hemt devices

Assignee: Toyota Jidosha Kabushiki Kaisha
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,777,252
App. No.
11/632,665
Granted
Aug 17, 2010
Kind
B2
Abstract

A semiconductor device has a stacked structure in which a p-GaN layer, an SI-GaN layer, and an AlGaN layer are stacked, and has a gate electrode that is formed at a top surface side of the AlGaN layer. A band gap of the AlGaN layer is wider than a band gap of the p-GaN layer and the SI-GaN layer. Moreover, impurity concentration of the SI-GaN layer is less than 1×10 17 cm −3 . Semiconductor devices including III-V semiconductors may have a stable normally-off operation.

Claims (14)

1. A transistor comprising:

a first layer;

a second layer stacked on a top surface of the first layer; and

an electrode formed at a top surface side of the second layer;

wherein the first layer comprises a first III-V nitride semiconductor,

the second layer comprises a second III-V nitride semiconductor,

a band gap of the second III-V nitride semiconductor is wider than a band gap of the first III-V nitride semiconductor, and

the first layer has an N face at a junction between the first layer and the second layer, and

the second layer has a Ga face at the junction,

wherein an electric field generated by piezoelectric polarization in the second layer has a direction opposite to a direction of an electric field generated by spontaneous polarization in the second layer,

wherein opposite directions of the electric field generated by piezoelectric polarization in the second layer and the electric field generated by spontaneous polarization in the second layer allow for suppression of electrons between the first layer and the second layer when voltage is not applied to the electrode.

2. The transistor as defined in claim 1 , wherein the electric field generated by piezoelectric polarization in the second layer is generated from tensile strain of lattice unconformities between the first layer and the second layer.

3. The transistor as defined in claim 1 , wherein the direction of the electric field generated by polarization in the second layer extends from the junction between the first layer and the second layer.

4. The transistor as defined in claim 1 , wherein the first layer has a first conductivity type or a substantially semi-insulating type, and the second layer has a second conductivity type.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 4, 2020
From: TOYOTA JIDOSHA KABUSHIKI KAISHA
To: DENSO CORPORATION
Reel/Frame 053693/0637 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 17, 2007
From: SUGIMOTO, MASAHIRO; KACHI, TETSU; NAKANO, YOSHITAKA; UESUGI, TSUTOMU; UEDA, HIROYUKI; SOEJIMA, NARUMASA
To: TOYOTA JIDOSHA KABUSHIKI KAISHA
Reel/Frame 018823/0445 →
Priority Claims (1)
JP 2004-210989 · Jul 20, 2004 · national
Continuity (1)
Related Publication 20080073652A1 · Mar 27, 2008