Couldn't load this record
The USPTO API returned an error (HTTP 429) — please try again shortly.
Patent Application
Utility
App. No. 11/633,568
· Confirmation No. 2417
Method for high-level synthesis of semiconductor integrated circuit
Abandoned -- Failure to Respond to an Office Action
View Publication ↗
No downloadable documents found — record may not be publicly available.
Inventors
Osamu Ogawa
Osaka, JAPAN
Kentaro Shiomi
Hyogo, JAPAN
Yusuke Nemoto
Kyoto, JAPAN
Yuishi Torisaki
Osaka, JAPAN
Attorneys & Agents of Record
Classification
USPC
716/18
G06F30/30
Prosecution
- Examiner
- WHITMORE, STACY
- Art Unit
- 2825
- Customer No.
- 20277
- Docket No.
- 071971-0857
- Confirmation No.
- 2417
Foreign Priority
2006-010387
·
2006-01-18
·
JAPAN
Publication
- Pub. No.
- US20070168902A1
- Pub. Date
- 2007-07-19
No related applications found.
CHANGE OF NAME
Recorded 2008-11-24
ASSIGNMENT OF ASSIGNOR'S INTEREST
Recorded 2007-06-06
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this application's details
Quick Facts
- App. No.
- 11/633,568
- Filed
- 2006-12-05
- Pub. No.
- US20070168902A1
- Examiner
- WHITMORE, STACY
- Art Unit
- 2825
External Links