IP Library Granted Patent US 7,453,313
Granted Patent B2
US 7,453,313 · App. 11/637,687 · Granted Nov 18, 2008

Charge pumping circuit

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,453,313
App. No.
11/637,687
Granted
Nov 18, 2008
Kind
B2
Abstract

A charge pumping circuit includes a first switch for controlling one of push and pull operations in accordance with a first control signal; a current mirror circuit constructed from transistors each having a different polarity from the first switch; a second switch for controlling current input to the current mirror circuit in accordance with a second control signal, the second switch being constructed from a transistor having the same characteristic as a transistor used for constructing the first switch; a first MOS capacitor one end of which is connected to an input side of the current mirror circuit; a second MOS capacitor receiving, at one end thereof, a current concerned with the push and pull operations; and a voltage buffer connected to the first and second MOS capacitors. The other of the push and pull operations is performed with an output current of the current mirror circuit.

Claims (27)

1. A charge pumping circuit for performing push and pull operations in accordance with first and second control signals, comprising:

a first switch for controlling one of the push and pull operations in accordance with said first control signal;

a current mirror circuit constructed from transistors each having a different polarity from a transistor used for constructing said first switch;

a second switch for controlling current input to said current mirror circuit in accordance with said second control signal, said second switch being constructed from a transistor having the same characteristic as said transistor used for constructing said first switch;

a first MOS capacitor one end of which is connected to an input side of said current mirror circuit;

a second MOS capacitor receiving, at one end thereof, a current concerned with the push and pull operations; and

a voltage buffer whose input end is connected to the other end of said second MOS capacitor and whose output end is connected to the other end of said first MOS capacitor,

wherein the other of the push and pull operations is performed with an output current of said current mirror circuit.

2. A charge pumping circuit for performing push and pull operations in accordance with first and second control signals, comprising:

a first switch for controlling one of the push and pull operations in accordance with said first control signal;

a current mirror circuit constructed from transistors each having a different polarity from a transistor used for constructing said first switch;

a second switch for controlling current input to said current mirror circuit in accordance with said second control signal, said second switch being constructed from a transistor having the same characteristic as said transistor used for constructing said first switch;

a voltage selector for selectively supplying one of a plurality of voltages in accordance with a given signal;

a first MOS capacitor one end of which is connected to an input side of said current mirror circuit and the other end of which is connected to said voltage selector; and

a second MOS capacitor having the same capacitance value as said first MOS capacitor and receiving a current concerned with the push and pull operations,

wherein the other of the push and pull operations is performed with an output current of said current mirror circuit.

3. A charge pumping circuit for performing push and pull operations in accordance with first and second control signals, comprising:

a first switch for controlling one of the push and pull operations in accordance with said first control signal;

a current mirror circuit constructed from transistors each having a different polarity from a transistor used for constructing said first switch; and

a second switch for controlling current input to said current mirror circuit in accordance with said second control signal, said second switch being constructed from a transistor having the same characteristics as said transistor used for constructing said first switch,

wherein a ratio between an amplitude of a current supplied to said first switch and an amplitude of a current supplied to said second switch is n:m (wherein n and m are different positive numbers), and

the other of the push and pull operations is performed with an output current of said current mirror circuit.

4. A charge pumping circuit for performing push and pull operations in accordance with first and second control signals, comprising:

n (wherein n is a natural number) first switches for controlling one of the push and pull operations in accordance with said first control signal;

a current mirror circuit constructed from transistors each having a different polarity from transistors used for constructing said first switches; and

m (wherein m is a natural number different from n) second switches for controlling current input to said current mirror circuit in accordance with said second control signal, each of said second switches being constructed from a transistor having the same characteristic as said transistors used for constructing said first switches,

wherein the other of the push and pull operations is performed with an output current of said current mirror circuit.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 18, 2019
From: PANASONIC CORPORATION
To: NORTH PLATE SEMICONDUCTOR, LLC
Reel/Frame 048620/0757 →
LICENSE Recorded Sep 11, 2018
From: NORTH PLATE SEMICONDUCTOR, LLC
To: DIODES INCORPORATED
Reel/Frame 046843/0081 →
CHANGE OF NAME Recorded Nov 21, 2008
From: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
To: PANASONIC CORPORATION
Reel/Frame 021897/0588 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 2, 2007
From: SAKIYAMA, SHIRO; TOKUNAGA, YUSUKE; DOSHO, SHIRO; IWATA, TORU; HIRATA, TAKASHI
To: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
Reel/Frame 019100/0894 →