IP Library Granted Patent US 8,130,351
Granted Patent B2
US 8,130,351 · App. 11/646,668 · Granted Mar 6, 2012

Array substrate for in-plane switching mode liquid crystal display device including pixel and common electrodes on the same layer and method of manufacturing the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,130,351
App. No.
11/646,668
Granted
Mar 6, 2012
Kind
B2
Abstract

An array substrate for an in-plane switching mode liquid crystal display device includes a substrate, a gate line along a first direction on the substrate, a data line along a second direction and crossing the gate line to define a pixel region, a common line on the substrate, a thin film transistor connected to the gate and data lines, a pixel electrode in the pixel region and connected to the thin film transistor, the pixel electrode including horizontal parts along the first direction, and a common electrode in the pixel region and connected to the common line, the common electrode including horizontal portions along the first direction, wherein the pixel electrode and the common electrode are formed on a same layer.

Claims (27)

1. An array substrate for an in-plane switching mode liquid crystal display device, comprising:

a substrate;

a gate line along a first direction on the substrate;

a data line along a second direction and crossing the gate line to define a pixel region;

a common line on the substrate;

a thin film transistor connected to the gate and data lines;

a pixel electrode in the pixel region and connected to the thin film transistor, the pixel electrode including horizontal parts along the first direction;

a common electrode in the pixel region and connected to the common line, the common electrode including horizontal portions along the first direction; and

a metallic pattern of the second direction on the substrate, wherein the metallic pattern contacts the horizontal parts and is disposed directly on and contacts the substrate,

wherein the pixel electrode and the common electrode are formed on a same layer,

wherein the pixel electrode further includes a portion directly connected to one of the horizontal parts, wherein the portion overlaps and contacts a drain electrode of the thin film transistor through a contact hole, wherein the portion overlaps the gate line.

2. The array substrate according to claim 1 , wherein the pixel electrode and the common electrode are formed of a transparent conductive material.

3. The array substrate according to claim 1 , wherein the horizontal portions alternate with the horizontal parts.

4. The array substrate according to claim 1 , wherein the common line further includes a vertical portion of the second direction, wherein the metallic pattern and the vertical portion are disposed at opposite sides of the pixel region.

5. The array substrate according to claim 4 , wherein the metallic pattern and the common line are formed on a same layer as the gate line.

6. The array substrate according to claim 5 , wherein the metallic pattern overlaps the horizontal portions and the horizontal parts, and the vertical portion of the common line overlaps the horizontal portions and the horizontal parts.

7. The array substrate according to claim 6 , wherein each of the horizontal portions and the horizontal parts further includes protrusions at a first end of a first side and at a second end of a second side, wherein the first end is opposite to the second end.

8. The array substrate according to claim 7 , wherein the protrusions substantially have a triangle shape.

9. A method of manufacturing an array substrate for an in-plane switching mode liquid crystal display device, comprising:

forming a gate line along a first direction on a substrate;

forming a data line along a second direction, the data line crossing the gate line to define a pixel region;

forming a common line on the substrate;

forming a thin film transistor connected to the gate and data lines;

forming a pixel electrode in the pixel region and connected to the thin film transistor, the pixel electrode including horizontal parts along the first direction;

forming a common electrode in the pixel region on the same layer as the pixel electrode, the common electrode connected to the common line, the common electrode including horizontal portions along the first direction; and

forming a metallic pattern of the second direction on the substrate, wherein the metallic pattern contacts the horizontal parts and is disposed directly on and contacts the substrate,

wherein the pixel electrode further includes a portion directly connected to one of the horizontal parts, wherein the extended portion overlaps and contacts a drain electrode of the thin film transistor through a contact hole, wherein the portion overlaps the gate line.

Assignments (2)
CHANGE OF NAME Recorded May 21, 2008
From: LG. PHILIPS LCD CO., LTD.
To: LG DISPLAY CO. LTD.
Reel/Frame 020976/0243 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 28, 2006
From: LIM, BYOUNG-HO; LEE, HYUN-KYU; KIM, DO-SUNG; KANG, BYUNG-KOO; LEE, DO-YOUNG; KIM, EUI-TAE; PARK, SANG-WOOK
To: LG. PHILIPS LCD CO., LTD.
Reel/Frame 018747/0877 →