IP Library Granted Patent US 7,566,915
Granted Patent B2
US 7,566,915 · App. 11/648,250 · Granted Jul 28, 2009

Guard ring extension to prevent reliability failures

Assignee: Intel Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,566,915
App. No.
11/648,250
Granted
Jul 28, 2009
Kind
B2
Abstract

An embodiment of the present invention is a technique to prevent reliability failures in semiconductor devices. A trench is patterned in a polyimide layer over a guard ring having a top metal layer. A passivation layer is etched at bottom of the trench. A capping layer is deposited on the trench over the etched passivation layer. The capping layer and the top metal layer form a mechanical strong interface to prevent a crack propagation.

Claims (22)

1. A method comprising:

patterning a trench in a polyimide layer over a guard ring having a top metal layer;

etching a passivation layer at bottom of the trench and exposing said top metal layer; and

depositing a capping layer on the trench over the etched passivation layer and on the exposed top metal layer, the capping layer and the top metal layer forming a mechanical strong interface to prevent a crack propagation.

2. The method of claim 1 wherein etching the passivation comprises:

etching the passivation layer at the bottom of the trench to be within or to extend beyond an area of the guard ring.

3. The method of claim 1 wherein the capping layer includes a metal made of titanium (Ti) or aluminum (Al).

4. A device comprising:

a trench patterned in a polyimide layer over a guard ring having a top metal layer;

a passivation layer etched at bottom of the trench; and

a capping layer deposited on the trench over the etched passivation layer and in contact with the top metal layer in the trench, the capping layer and the top metal layer forming a mechanical strong interface to prevent a crack propagation.

5. The device of claim 4 wherein the etched passivation layer is within or extends beyond an area of the guard ring.

6. The device of claim 4 wherein the capping layer is made of at least one of titanium (Ti) and aluminum (Al).

7. A system comprising:

a front end processing unit to receive and transmit a radio frequency (RF) signal, the RF signal being converted to digital data; and

a processor coupled to the front end processing unit to process the digital data, the processor comprising a die, and a guard ring assembly comprising:

a guard ring adjacent to the die, the guard ring having a top metal layer,

a trench patterned in a polyimide layer over the guard ring,

a passivation layer etched at bottom of the trench, and

a capping layer deposited on the trench over the etched passivation layer and in contact with the top metal layer in the trench, the capping layer and the top metal layer forming a mechanical strong interface to prevent a crack propagation.

8. The system of claim 7 wherein the etched passivation layer is within or extends beyond an area of the guard ring.

9. The system of claim 7 wherein the capping layer is made of at least one of titanium (Ti) and aluminum (Al).

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 17, 2025
From: INTEL CORPORATION
To: SK HYNIX NAND PRODUCT SOLUTIONS CORP. (DBA SOLIDIGM)
Reel/Frame 072915/0599 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 3, 2010
From: CHANG, NICOLE MEIER; KORSH, GEORGE J.; AHMED, SHAFQAT; NUGEUT, JOHN; NABIGHIAN, ED
To: INTEL CORPORATION
Reel/Frame 023891/0262 →
Continuity (1)
Related Publication 20080157284A1 · Jul 3, 2008