IP Library Granted Patent US 7,477,351
Granted Patent B2
US 7,477,351 · App. 11/657,275 · Granted Jan 13, 2009

Liquid crystal display

Assignee: Samsung Electronics Co., Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,477,351
App. No.
11/657,275
Granted
Jan 13, 2009
Kind
B2
Abstract

A liquid crystal display includes an insulating substrate, gate and data lines formed on the substrate to define pixel areas, or collectively a display area. Gate signal interconnection wires are formed at a corner portion of the substrate outside the display area to transmit gate electrical signals, and provided with gate signal interconnection lines and first and second gate signal interconnection pads connected to both ends of the gate signal interconnection lines. A gate insulating layer, and a protective layer are further formed on the substrate, and provided with first and second contact holes exposing the first and second gate signal interconnection pads. Gate and data signal transmission films are attached to the substrate, and provided with first and second gate signal leads and first and second gate signal wires. The first and second gate signal leads are connected to the first and second gate signal interconnection pads through the first and second contact holes. The first or the second gate signal lead completely covers the first or the second contact hole at least in the longitudinal direction of the lead.

Claims (31)

1. A liquid crystal display, comprising:

a substrate having:

a plurality of gate lines;

a plurality of data lines crossing over the gate lines to define pixel areas;

a gate signal interconnection line assembly comprising a plurality of first gate signal interconnection lines, a second plurality of gate signal interconnection lines, a plurality of first gate signal interconnection pads, each formed at one end of the plurality of first and second gate interconnection lines, and a plurality of second gate signal interconnection pads, each formed at the other end of the plurality of first and second gate interconnection lines; and

an insulating layer including a plurality of first contact holes exposing the plurality of first gate signal interconnection pads, and a plurality of second contact holes exposing the plurality of second gate signal interconnection pads;

a data signal transmission film attached to a first side of the substrate; and

a plurality of gate signal transmission films attached to a second side of the substrate;

wherein the plurality of first gate signal interconnection lines connect between the data signal transmission film and one of the plurality of gate signal transmission films, the plurality of second gate signal interconnection lines connect between the plurality of gate signal transmission films, and the gate signal interconnection line assembly is formed on the same plane as the plurality of data lines and the gate interconnection lines transmit the gate electrical signals.

2. The liquid crystal display of claim 1 , further comprising a plurality of pixel electrodes formed on the insulating layer at the pixel areas.

3. The liquid crystal display of claim 2 , further comprising:

a plurality of first subsidiary gate signal interconnection pads connected to the plurality of first gate signal interconnection pads, formed on the same plane as the pixel electrodes, and covering the plurality of first contact holes, and

a plurality of second subsidiary gate signal interconnection pads connected to the plurality of second gate signal interconnections pads, formed on the same plane as the pixel electrodes, and covering the plurality of second contact holes.

4. The liquid crystal display of claim 1 , wherein the gate signal transmission film comprises:

a gate driving integrated circuit to receive gate electrical signals and send gate signals to the plurality of gate lines,

a plurality of first gate signal wires connecting between the plurality of first or second gate signal interconnection pads or between one of the plurality of first or second gate signal interconnection pads and the gate driving integrated circuit, and

a plurality of first gate signal leads connecting between the gate driving integrated circuit and the plurality of gate lines.

5. The liquid crystal display of claim 1 , wherein the data signal transmission film comprises:

a data driving integrated circuit to receive data electrical signals and send data signals to the plurality of data lines,

a plurality of second gate signal wires, and

a plurality of second gate signal leads connected to the plurality of second gate signal interconnection pads through the plurality of second contact holes.

6. The liquid crystal display of claim 1 , wherein the second gate signal interconnection line has at least one bent part.

7. A liquid crystal display comprising:

a substrate having:

a plurality of gate lines;

a plurality of data lines crossing over the gate lines to define pixel areas;

a gate signal interconnection line assembly comprising a plurality of first gate signal interconnection lines, a second plurality of gate signal interconnection lines, a plurality of first gate signal interconnection pads, each formed at one end of the plurality of first and second gate interconnection lines, and a plurality of second gate signal interconnection pads, each formed at the other end of the plurality of first and second gate interconnection lines;

an insulating layer including a plurality of first contact holes exposing the plurality of first gate signal interconnection pads, and a plurality of second contact holes exposing the plurality of second gate signal interconnection pads;

a data signal transmission film attached to a first side of the substrate; and

a plurality of gate signal transmission films attached to a second side of the substrate;

wherein the plurality of first gate signal interconnection lines connect between the data signal transmission film and one of the plurality of gate signal transmission films, and the plurality of second gate signal interconnection lines connect between the plurality of gate signal transmission films.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 23, 2012
From: SAMSUNG ELECTRONICS CO., LTD.
To: SAMSUNG DISPLAY CO., LTD.
Reel/Frame 029009/0169 →
Priority Claims (1)
KR 2000-43508 · Jul 27, 2000 · national
Continuity (4)
Division 1085164200 · May 24, 2004
Continuation 1035152500 · Jan 27, 2003
Continuation 0990112700 · Jul 10, 2001
Related Publication 20070121022A1 · May 31, 2007