IP Library Patent Application 11661830
Patent Application
App. No. 11/661,830

Disk Device

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
11/661,830
Abstract

A head IC into which a preamplifier and various sensor amplifiers are integrated allows communications such as register setting to the sensor amplifiers even during reading of the preamplifier. Disk device ( 100 ) has head IC ( 1 ) into which a read/write preamplifier and various sensor amplifiers are integrated, FPC ( 21 ), and disk device control circuit section ( 31 ). An operation state of head IC ( 1 ) and detection values of the sensor amplifiers are set by setting and reading a register value in amplifier/communication control circuit ( 9 ). Read signal differential output lines ( 25 ) and ( 26 ) or write signal differential input lines ( 27 ) and ( 28 ) are used as communication lines by switching by change-over switches ( 7 ) and ( 32 ). Communications are performed in a time-shared asynchronous method with communication control circuit ( 34 ) and amplifier/communication control circuit ( 9 ), and level of the communication signal is set equal to that of a lead signal or write signal.

Claims (17)

1 . A disk device comprising:

an FPC through which an actuator is electrically coupled to a device control circuit, the actuator moving read and write heads in a direction crossing a track of a disk medium, the device control circuit being mounted on a device case; and

a head IC on which a read/write preamplifier circuit and one or more sensor amplifiers are integrated, the head IC being mounted on the FPC,

wherein,

an operation of the IC is determined according to a value of a register integrated in the head IC,

a value detected by the amplifier is also stored in the register, and

as a communication line required to make the device control circuit sets and reads a value from the register, one or both of a read signal output line and a write signal input line of the read/write preamplifier circuit are used.

2 . The disk device of claim 1 , wherein,

one of the read signal output line and the write signal input line also used as the communication line is of a paired two-wire type employing a differential signal.

3 . The disk device of claim 1 , wherein,

communications are performed while signal level of one of the read signal output line and the write signal input line also used as the communication line is equal to a signal level of one of a read signal and a write signal.

4 . The disk device of claim 1 , wherein,

both the head IC and the device control circuit have an oscillator oscillating at an identical frequency, and

communications are performed in an asynchronous communication method where a rate of a sampling clock obtained by dividing oscillating frequency of the oscillator into a predetermined number is used as a bow rate.

5 . The disk device of claim 1 , wherein,

both the head IC and the device control circuit have a serial clock generating circuit for generating a serial clock from a preamble signal of servo data reproduced by the head IC, and

communications are performed in a synchronous communication method based on the serial clock.

Assignments (2)
CHANGE OF NAME Recorded Nov 24, 2008
From: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
To: PANASONIC CORPORATION
Reel/Frame 021897/0689 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 28, 2008
From: KATOU, YOSHIKAZU
To: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
Reel/Frame 020426/0310 →