IP Library Granted Patent US 8,040,295
Granted Patent B2
US 8,040,295 · App. 11/672,086 · Granted Oct 18, 2011

Plasma display apparatus

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,040,295
App. No.
11/672,086
Granted
Oct 18, 2011
Kind
B2
Abstract

In a PDP apparatus provided with a PDP having (X, Y, A) and various drivers, two adjacent Ys in a plurality of Ys are commonly connected by a wiring so as to form one set unit, in the vicinity of a connection portion of the PDP and the drivers. A two-stage reset and address operation control using a reset operation including an address disable operation is used for a control unit including a plurality of display lines (L) of the set units. In a plurality of Ls as objects of drive display, the reset and address operation of first Ls (Lo) corresponding to Ys on one side of set units and that of second Ls (Le) corresponding to Ys on the other side thereof are performed separately in former and latter periods, and then, sustain operations of the first and second Ls on both sides are performed simultaneously.

Claims (24)

1. A plasma display apparatus comprising:

a plasma display panel in which display electrodes extending approximately in parallel to a first direction and forming discharge gaps in a second direction are arranged on a first substrate and address electrodes extending approximately in parallel to the second direction are arranged on a second substrate opposite to the first substrate, and scan electrodes used for scan and sustain electrodes not used for the scan are arranged adjacently as the display electrodes, and display lines are formed of pairs of the adjacent scan electrodes and sustain electrodes, and display cells are formed at corresponding areas where the display lines and the address electrodes cross to each other;

a first driving circuit which applies voltage waveforms for driving to the sustain electrodes;

a second driving circuit which applies voltage waveforms for driving to the scan electrodes;

a third driving circuit which applies voltage waveforms for driving to the address electrodes; and

a control circuit which controls the respective driving circuits,

wherein:

in driving control by application of voltage waveforms from the respective driving circuits in a specified unit of time for display, a reset operation to be preparation for an address operation, the address operation to select the display cells to be lit, and a sustain operation to perform a sustain discharge in the display cells selected in the address operation are performed,

in the display electrodes, two adjacent scan electrodes and two adjacent sustain electrodes are sequentially and repeatedly arranged in the second direction, the two scan electrodes are commonly connected in the vicinity of a connection portion between the plasma display panel and the second driving circuit, and one voltage waveform is applied to the commonly-connected two adjacent scan electrodes from the second driving circuit, and the two adjacent sustain electrodes are not commonly connected and respectively different driving waveforms are applied thereto,

a period in which the reset operation and the address operation are performed is divided into two periods,

the first driving circuit applies the same voltage waveform to one sustain electrode which forms the display cell together with one scan electrode of the two adjacent scan electrodes and to the other sustain electrode which forms the display cell together with the other scan electrode of the two adjacent scan electrodes in one period of the two periods of the one sustain electrode and the other period of the two periods of the other sustain electrode, and the first driving circuit applies, to one of the sustain electrodes, a voltage waveform having a different voltage value at least in a period when the address operation is performed in the one period and the other period, and

in the sustain operation, the first driving circuit and the second driving circuit apply sustain pulses having different phases and equal amplitude value to the sustain electrodes and the scan electrodes.

2. The plasma display apparatus according to claim 1 ,

wherein the commonly-connected two adjacent scan electrodes are commonly connected by a wiring of a flexible printed circuit board which connects the plasma display panel and an IC board of the second driving circuit, or by a wiring in an end area of the IC board of the second driving circuit.

3. A plasma display apparatus comprising:

a plasma display panel in which display electrodes, including scan electrodes and sustain electrodes, extending approximately in parallel to a first direction and forming discharge gaps in a second direction are arranged on a first substrate; address electrodes extending approximately in parallel to the second direction are arranged on a second substrate opposite to the first substrate; display lines are formed of pairs of the adjacent scan electrodes and sustain electrodes; and display cells are formed at corresponding areas where the display lines and the address electrodes cross to each other;

a first driving circuit which applies voltage waveforms for driving to the sustain electrodes;

a second driving circuit which applies voltage waveforms for driving to the scan electrodes;

a third driving circuit which applies voltage waveforms for driving to the address electrodes; and

a control circuit which controls the first, second and third driving circuits, wherein:

in the display electrodes, two adjacent scan electrodes and two adjacent sustain electrodes are sequentially and repeatedly arranged in the second direction, the two adjacent scan electrodes are commonly connected in the vicinity of a connection portion between the plasma display panel and the second driving circuit, and one voltage waveform is applied to the commonly-connected two scan electrodes from the second driving circuit, and the two adjacent sustain electrodes are not commonly connected and respectively different driving waveforms are applied thereto, and

the first driving circuit applies the same voltage waveform in one period of the two periods of the one sustain electrode and the other period of the two periods of the other sustain electrode, and applies, to one of the sustain electrodes, a voltage waveform having a different voltage value at least in a period when an address operation is performed in the one period and the other period to select display cells in the plasma display panel.

4. The plasma display apparatus according to claim 3 , wherein the commonly-connected two adjacent scan electrodes are commonly connected by a wiring of a flexible printed circuit board which connects the plasma display panel and an IC board of the second driving circuit.

5. The plasma display apparatus according to claim 3 , wherein the commonly-connected two adjacent scan electrodes are commonly connected by a wiring in an end area of an IC board of the second driving circuit.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 5, 2012
From: HITACHI PLASMA DISPLAY LIMITED
To: HITACHI, LTD.
Reel/Frame 027801/0918 →
CHANGE OF NAME Recorded Mar 2, 2012
From: FUJITSU HITACHI PLASMA DISPLAY LIMITED
To: HTACHI PLASMA DISPLAY LIMITED
Reel/Frame 027801/0600 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ORIGINAL COVER SHEET, THE ASSIGNEE'S ADDRESS IS INCORRECT, PREVIOUSLY RECORDED ON REEL 019015 FRAME 0923. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Jun 30, 2011
From: TAKAGI, AKIHIRO; SAKAMOTO, TETSUYA; SHIIZAKI, TAKASHI
To: FUJITSU HITACHI PLASMA DISPLAY LIMITED
Reel/Frame 026527/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 7, 2007
From: TAKAGI, AKIHIRO; SAKAMOTO, TETSUYA; SHIIZAKI, TAKASHI
To: FUJITSU HITACHI PLASMA DISPLAY LIMITED
Reel/Frame 019015/0923 →