IP Library Granted Patent US 7,323,372
Granted Patent B2
US 7,323,372 · App. 11/694,743 · Granted Jan 29, 2008

Method and process intermediate for electrostatic discharge protection in flat panel imaging detectors

Assignee: PerkinElmer, Inc.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,323,372
App. No.
11/694,743
Granted
Jan 29, 2008
Kind
B2
Abstract

Shorting bars are provided for electrostatic discharge protection as a portion of trace deposition in a photodiode array. During normal processing for etching of the metal layers, the shorting bars are removed without additional processing requirements. Additional shorting elements are provided by employing FET silicon layers having traces in contact with the array traces to provide extended ESD protection until removal of those shorting elements during normal processing for opening vias for photodiode bottom contact.

Claims (13)

1. A method for providing electrostatic discharge protection during fabrication processing of photodiode array panels comprising the steps of:

conducting a TFT deposition process to first generate a plurality of FET silicon dielectric layers, at least one of which is undoped;

capping the dielectric layers by a thin metal layer having shorting bar traces for ESD protection;

depositing a second metal layer for the traces in the array having contact with the shorting bar traces;

metal etching to remove the metal shorting bars leaving metal traces with all metal traces still connected through undoped FET silicon bars to continuously provide a leakage current path for static charges,

depositing a passivation layer;

opening vias at each pixel in the array for photodiode bottom contact and a via above each FET silicon shorting bar; and,

etching the FET silicon for diodes and simultaneously removing the undoped FET silicon bars to completely isolate all traces.

2. The method of claim 1 wherein the plurality of dielectric layers are three layers comprising an amorphous Silicon Nitride (a-SiN) layer, an undoped a-Si:H layer and a phosphorous doped a-Si:H layer.

3. The method of claim 2 wherein the passivation layer is a-SiN.

4. The method of claim 3 wherein the step of etching the FET silicon comprises etching about 1 μm of the a-Si:H.

5. The method of claim 1 wherein the thin metal cap layer is molybdenum.

6. The method of claim 1 wherein the second metal layer is the same material as the thin metal cap layer.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 25, 2017
From: PERKINELMER HOLDINGS, INC.
To: VAREX IMAGING CORPORATION
Reel/Frame 042506/0542 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 17, 2008
From: PERKINELMER, INC.
To: PERKINELMER HOLDINGS, INC.
Reel/Frame 020371/0608 →
Continuity (2)
Division 1085967800 · Jun 2, 2004
Related Publication 20070184598A1 · Aug 9, 2007