IP Library Granted Patent US 8,565,337
Granted Patent B2
US 8,565,337 · App. 11/703,080 · Granted Oct 22, 2013

Devices for transmitting digital video and data over the same wires

Inventors: Eyran Lida (Kfar Ha-Oranim, IL); Nadav Banet (Kadima, IL); Gaby Gur Cohen (Tel-Mond, IL)
Assignee: Valens Semiconductor Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,565,337
App. No.
11/703,080
Granted
Oct 22, 2013
Kind
B2
Abstract

A method of transmitting a data stream over a communication channel, the method comprising: providing symbol sets having different numbers of symbols; modulating data in the data stream that warrant different degrees of protection against noise onto symbols from symbol sets having different numbers of symbols, wherein which symbol set given data in the stream is modulated onto is independent of symbol sets onto which other data in the data stream is modulated onto; and transmitting the symbols.

Claims (76)

1. A wired communication link comprising a first transceiver and a second transceiver;

the first transceiver comprising a transmitter operative to transmit, over a set of wires, a first multiplexed transmission comprising a first direction of a bidirectional data channel and lossless high definition digital video comprising pixel data, video clock related data, and video synchronization data; the transmitter is further operative to transmit symbols of the first multiplexed transmission at a symbol rate that is unsynchronized with the video clock;

the first transceiver further comprising a receiver operative to receive a second transmission comprising a second direction of the bidirectional data channel, over at least a subset of the set of wires utilized for the first multiplexed transmission; and

the second transceiver operative to receive the first multiplexed transmission and regenerate the digital video timing based on: the received video clock related data, and order in which the pixel data and the video synchronization data are received;

wherein the first multiplexed transmission is using a first modulation that provides a lower bit error rate (BER) to the first direction of the bidirectional data channel compared to BER provided to the lossless high definition digital video that is transmitted using a second modulation.

2. The wired communication link of claim 1 , wherein the different modulations are pulse amplitude modulations.

3. The wired communication link of claim 1 , wherein the different modulations use at least partially overlapping subsets of the symbols.

4. The wired communication link of claim 3 , wherein the symbols are Pulse Amplitude Modulation (PAM)-16.

5. The wired communication link of claim 1 , wherein the different modulations are pulse amplitude modulations.

6. The wired communication link of claim 1 , wherein the different modulations use at least partially overlapping subsets of the symbols.

7. The wired communication link of claim 6 , wherein the symbols are Pulse Amplitude Modulation (PAM)-16.

8. The wired communication link of claim 1 , wherein the lossless high definition digital video is an uncompressed high definition digital video.

9. The wired communication link of claim 1 , wherein the pixels are displayed in the order in which they are received.

10. The wired communication link of claim 1 , wherein the communication link transmits the data it receives without adding additional information describing relationship between the received data and video frame.

11. The wired communication link of claim 10 , wherein the communication link uses the video clock related data to regenerate original video clock.

12. The wired communication link of claim 1 , wherein the communication link does not add the following data to the first multiplexed transmission: picture line number, video frame number, or sequential number of the video frame.

13. The wired communication link of claim 1 , wherein the first transmission comprises at least two unidirectional lossless high definition digital video streams.

14. The wired communication link of claim 1 , wherein link rate is independent of the video clock.

15. The wired communication link of claim 1 , wherein the link further transmits the video clock over some of the wires.

16. The wired communication link of claim 1 , wherein the link further transmits the video clock occasionally.

17. The wired communication link of claim 1 , wherein the first multiplexed transmission and the second transmission are half duplex.

18. The wired communication link of claim 17 , wherein the second transmission operates during blanking periods of the lossless high definition digital video transmitted by the first multiplexed transmission.

19. The wired communication link of claim 1 , wherein the first multiplexed transmission and the second transmission are full duplex.

20. A wired communication link comprising a first transceiver and a second transceiver;

the first transceiver comprising a transmitter operative to transmit, over a set of wires, a first multiplexed transmission comprising high definition video pixel data, video clock related data, video synchronization data, and a first direction of a bidirectional data channel; the transmitter is further operative to transmit symbols of the first multiplexed transmission at a symbol rate that is unsynchronized with the, video clock;

the first transceiver further comprising a receiver operative to receive a second transmission comprising a second direction of the bidirectional data channel, over at least a subset of the set of wires utilized for the first multiplexed transmission; and

the second transceiver operative to receive the first multiplexed transmission and regenerate video timing based on the video clock related data, and order in which the video pixel data and the video synchronization data are received;

wherein the first multiplexed transmission is using a first modulation that provides a lower bit error rate (BER) to the first direction of the bidirectional data channel compared to BER provided to the high definition video pixel data that is transmitted using a second modulation.

21. The wired communication link of claim 20 , wherein the different modulations are pulse amplitude modulations.

22. The wired communication link of claim 20 , wherein the different modulations use at least partially overlapping subsets of the symbols.

23. The wired communication link of claim 22 , wherein the symbols are Pulse Amplitude Modulation (PAM)-16.

24. The wired communication link of claim 20 , wherein the different modulations are pulse amplitude modulations.

25. The wired communication link of claim 20 , wherein the different modulations use at least partially overlapping subsets of the symbols.

26. The wired communication link of claim 25 , wherein the symbols are Pulse Amplitude Modulation (PAM)-16.

27. The wired communication link of claim 20 , wherein the video pixel data is an uncompressed high definition digital video.

28. The wired communication link of claim 20 , wherein link rate is independent of the video clock.

29. The wired communication link of claim 20 , wherein the video clock related data is the video clock, which is transmitted at least occasionally.

30. The wired communication link of claim 20 , wherein the first multiplexed transmission and the second transmission are half duplex.

31. The wired communication link of claim 30 , wherein the second transmission operates during blanking periods of the video transmitted by the first multiplexed transmission.

32. The wired communication link of claim 20 , wherein the first multiplexed transmission and the second transmission are full duplex.

33. A wired communication port comprising:

a transmitter operative to transmit, to a second communication port over a set of wires, a first transmission comprising a digital video clock related data multiplexed with a first direction of a bidirectional data channel; the transmitter

is further operative to transmit video pixel data and video synchronization data over the set of wires in such a way that enables the second communication port to regenerate digital video timing based on: the digital video clock related data, and order in which the video pixel data and the video synchronization data are received by the second communication port; and

a receiver operative to receive a second transmission, from the second communication port, comprising a second direction of the bidirectional data channel, over at least a subset of the set of wires utilized for the first transmission;

wherein the first transmission is using a first modulation that provides a lower bit error rate (BER) to the digital video clock multiplexed with the first direction of the bidirectional data channel compared to BER provided to the video pixel data transmitted over the set of wires that is transmitted using a second modulation.

34. The wired communication port of claim 33 , wherein the different modulations are pulse amplitude modulations.

35. The wired communication port of claim 33 , wherein the different modulations use at least partially overlapping subsets of a symbol set.

36. The wired communication port of claim 35 , wherein the symbol set is Pulse Amplitude Modulation (PAM)-16.

37. The wired communication port of claim 33 , wherein the different modulations use at least partially overlapping subsets of a symbol set.

38. The wired communication port of claim 33 , wherein the digital video clock is a video clock of uncompressed high definition video.

39. The wired communication port of claim 33 , wherein link rate is independent of the digital video clock.

40. The wired communication port of claim 33 , wherein the digital video clock is transmitted occasionally.

41. The wired communication port of claim 33 , wherein the first and second transmissions are half duplex.

42. The wired communication port of claim 33 , wherein the first and second transmissions are full duplex.

43. A wired communication port comprising:

means for transmitting, to a second wired communication port over a set of wires, a first multiplexed transmission comprising a first direction flow of a bidirectional data channel and high definition digital video comprising pixel data, video clock related data, and video synchronization data; wherein symbols of the first multiplexed transmission are transmitted at a symbol rate that is unsynchronized with the video clock;

means for receiving, from the second wired communication port, a second transmission comprising a second direction of the bidirectional data channel, over at least a subset of the set of wires utilized for the first multiplexed transmission; and

means for regenerating the digital video timing based on: the video dock related data, and the order in which the pixel data and the video synchronization data are received

wherein the first multiplexed transmission is using a first modulation that provides a lower bit error rate (BER) to the first direction of the bidirectional data channel compared to BER provided to the lossless high definition digital video that is transmitted using a second modulation.

44. The wired communication port of claim 43 , wherein the different modulations are pulse amplitude modulations.

45. The wired communication port of claim 43 , wherein the different modulations use at least partially overlapping subsets of the symbols.

46. The wired communication port of claim 45 , wherein the symbols are Pulse Amplitude Modulation (PAM)-16.

47. The wired communication port of claim 43 , wherein the different modulations are pulse amplitude modulations.

48. The wired communication port of claim 43 , wherein the different modulations use at least partially overlapping subsets of the symbols.

49. The wired communication port of claim 43 , wherein the symbols are Pulse Amplitude Modulation (PAM)-16.

50. The wired communication port of claim 43 , wherein the communication port is agnostic to format of the digital video.

51. The wired communication port of claim 43 , wherein link rate is independent of the video clock.

52. The wired communication port of claim 43 , wherein the video clock related data enables the communication port to regenerate original video clock.

53. The wired communication port of claim 43 , wherein the high definition digital video is an uncompressed high definition digital video.

54. The wired communication port of claim 53 , wherein the uncompressed high definition digital video is selected from a group of: Digital Video Interfacing (DVI), High Definition Multimedia Interface (HDMI), and DisplayPort.

55. The wired communication port of claim 53 , wherein the communication port further transmits audio data.

56. The wired communication port of claim 55 , wherein audio-video synchronization data is based on in which the pixel data and the audio data are received.

57. The wired communication port of claim 53 , wherein the bidirectional data comprises multimedia control signal data.

58. The wired communication port of claim 53 , wherein the bidirectional data comprises one or more of the following: Digital Video Interfacing (DVI) control signal data, High Definition Multimedia Interface (HDMI) control signal data, or DisplayPort control signal data, I2C, Consumer Electronics Control (CEC), Hot Plug Detection (HPD), 5V indication, or a combination thereof.

59. The wired communication port of claim 53 , wherein the bidirectional data comprises Ethernet.

60. The wired communication port of claim 43 , wherein the first multiplexed transmission is transmitted over a first frequency band, the second transmission is received over a second frequency band, and the first and the second frequency bands at least partially overlap but not coincident.

Assignments (3)
RELEASE OF SECURITY AGREEMENT Recorded Nov 1, 2011
From: KREOS CAPITAL II LIMITED
To: VALENS SEMICONDUCTOR LTD
Reel/Frame 027167/0521 →
U.S. INTELLECTUAL PROPERTY SECURITY AGREEMENT Recorded Dec 23, 2008
From: VALENS SEMICONDUCTOR LTD.
To: KREOS CAPITAL II LIMITED; BANK LEUMI LE-ISRAEL B.M.
Reel/Frame 022025/0344 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 5, 2008
From: LIDA, EYRAN; BANET, NADAV; COHEN, GABY GUR
To: VALENS SEMICONDUCTOR LTD.
Reel/Frame 020896/0682 →
Continuity (1)
Related Publication 20080187028A1 · Aug 7, 2008