IP Library Granted Patent US 7,514,988
Granted Patent B2
US 7,514,988 · App. 11/706,479 · Granted Apr 7, 2009

Band gap constant-voltage circuit

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,514,988
App. No.
11/706,479
Granted
Apr 7, 2009
Kind
B2
Abstract

Provided is a band gap constant-voltage circuit capable of achieving a quick startup time to thereby preventing an output voltage from being stabilized at 0 V due to noise or the like even under the normal condition. The band gap constant-voltage circuit according to the present invention includes: an output voltage detecting circuit for monitoring a voltage at an output terminal; and a current source which has a current value controlled through an output of the output voltage detecting circuit, in which the current source supplies a bipolar transistor constituting a level shifter circuit with a current when the voltage at the output terminal is lower than a predetermined voltage.

Claims (9)

1. A band gap constant-voltage circuit configured to supply a constant-voltage to an output terminal, comprising:

a first level shifter circuit comprising a first transistor configured to shift the voltage at the output terminal to a first level voltage, and a second level shifter circuit comprising a second transistor configured to shift the voltage at the output terminal to a second level voltage;

a differential amplifier configured to maintain the voltage at the output terminal at a constant level, the differential amplifier having a first input terminal to receive the first level voltage from the first level shifter and a second input terminal to receive the second level voltage from the second level shifter such that the differential amplifier thereby adjusts the voltage at the output terminal according to a difference between the first and second level voltages; and

a startup circuit comprising an output voltage detecting circuit configured to monitor the voltage at the output terminal and a current source responsive, when the voltage at the output terminal is detected by the output voltage detecting circuit to be lower than a predetermined voltage, to modify a current for gating the first transistor of the first level shifter circuit to thereby create a voltage difference between the first and second input terminals of the differential amplifier in order to rapidly raise the voltage at the output terminal,

wherein

the output voltage detecting circuit comprises a detection transistor gated by the voltage at the output terminal and a constant current circuit configured to supply a constant current to the detection transistor, the detection transistor comprising an n-type transistor connected to the output terminal at its gate, to the constant current circuit at its source and to a ground at its drain, and the constant current circuit comprising a constant current source and a current mirror circuit configured to supply the detection transistor with a current mirrored from a current flowing through the constant current source, the constant current source comprising an n-type depression transistor connected to the current mirror circuit at its drain and to the ground at its source and gate,

the startup circuit further comprises an inverter responsive to the current flowing through the detection transistor to turn on and off the current source, the inverter comprising a p-type transistor and an n-type transistor gates of which are connected to each other to constitute an input of the inverter which is connected to the source of the detection transistor, and drains of which are connected to each other to constitute an output of the inverter which gates the current source, and

the current source comprises a p-type transistor which is gated by the output of the inverter and connected at its drain to a gate of the first transistor of the first level shifter circuit.

2. A band gap constant-voltage circuit according to claim 1 , wherein a startup time upon power-on is controlled by adjusting a size of the p-type transistor of the current source.

Assignments (4)
CHANGE OF NAME Recorded Mar 12, 2018
From: SII SEMICONDUCTOR CORPORATION
To: ABLIC INC.
Reel/Frame 045567/0927 →
CORRECTIVE ASSIGNMENT TO CORRECT THE EXECUTION DATE PREVIOUSLY RECORDED AT REEL: 037783 FRAME: 0166. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Feb 23, 2016
From: SEIKO INSTRUMENTS INC
To: SII SEMICONDUCTOR CORPORATION
Reel/Frame 037903/0928 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 11, 2016
From: SEIKO INSTRUMENTS INC
To: SII SEMICONDUCTOR CORPORATION .
Reel/Frame 037783/0166 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 25, 2007
From: UEHARA, OSAMU
To: SEIKO INSTRUMENTS INC.
Reel/Frame 019391/0859 →