IP Library Granted Patent US 7,459,733
Granted Patent B2
US 7,459,733 · App. 11/716,863 · Granted Dec 2, 2008

Optical enhancement of integrated circuit photodetectors

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,459,733
App. No.
11/716,863
Granted
Dec 2, 2008
Kind
B2
Abstract

A semiconductor integrated circuit structure and method for fabricating. The semiconductor integrated circuit structure includes a light sensitive device integral with a semiconductor substrate, a cover dielectric layer disposed over the light sensitive device, and a lens-formation dielectric layer disposed over the cover dielectric layer. Light is transmittable through the cover dielectric layer; and through the lens-formation dielectric layer. The lens-formation dielectric layer forms an embedded convex microlens. The microlens directs light onto the light sensitive device.

Claims (37)

1. A semiconductor integrated circuit structure comprising:

a light sensitive device integral with a semiconductor substrate, wherein the semiconductor substrate is silicon;

a first dielectric disposed directly on top of the semiconductor substrate, the first dielectric formed from a silicon-rich oxynitride having an index of refraction adjustable by changing the relative atomic percentages of silicon, oxygen and nitrogen.

2. The semiconductor integrated circuit structure of claim 1 ,

wherein a second dielectric is disposed over the first dielectric.

3. The semiconductor integrated circuit structure of claim 1 ,

wherein the index of refraction of the silicon-rich oxynitride is adjustable in the range of 1.70 to 1.85.

4. The semiconductor integrated circuit structure of claim 2 ,

wherein relative atomic percentages of silicon, oxygen and nitrogen in the silicon-rich oxynitride are adjusted such that the silicon-rich oxynitride has a preselected index of refraction at a preselected light frequency, and

a thickness of the first dielectric is within twenty-five percent of a length of a quarter wavelength of light at the preselected frequency in the first dielectric.

5. The semiconductor integrated circuit structure of claim 4 ,

wherein the preselected index of refraction of the silicon-rich oxynitride is within twenty-five percent of a square root of an index of refraction of the semiconductor substrate multiplied by an index of refraction of the second dielectric.

6. The semiconductor integrated circuit structure of claim 2 ,

wherein the second dielectric is formed from silicon dioxide.

7. The semiconductor integrated circuit structure of claim 1 ,

wherein the silicon-rich oxynitride is formed from silicon oxynitride.

8. The semiconductor integrated circuit structure of claim 1 ,

wherein the light sensitive device comprises a first semiconductor and a second semiconductor, both semiconductors integral within the semiconductor substrate, and

the first and second semiconductors are doped such that a photodiode is formed at a junction between the first and second semiconductors.

9. The semiconductor integrated circuit structure of claim 1 , further comprising:

a second light sensitive device integral with the semiconductor substrate; and

a cover dielectric disposed over the second light sensitive device,

wherein a portion of the first dielectric is disposed over the cover dielectric and a thickness of the portion of the first dielectric disposed over the cover dielectric is different from a thickness of a portion of the first dielectric not disposed over the cover dielectric.

10. The semiconductor integrated circuit structure of claim 9 ,

wherein the portion of the first dielectric disposed over the cover dielectric forms an embedded convex microlens.

11. A semiconductor integrated circuit structure comprising:

a p-type silicon substrate having a top surface;

an n-type well disposed in the p-type silicon substrate;

a recessed portion disposed in the n-type well, the recessed portion recessed from the top surface of the p-type silicon substrate;

a cover dielectric disposed in the recessed portion; and

a lens-formation dielectric disposed directly on top of the cover dielectric, the lens-formation dielectric formed from a silicon-rich oxynitride having an index of refraction adjustable by changing relative atomic percentages of silicon, oxygen and nitrogen.

12. The semiconductor integrated circuit structure of claim 11 ,

wherein the index of refraction of the silicon-rich oxynitride is adjustable in the range of 1.70 to 1.85.

13. The semiconductor integrated circuit structure of claim 11 ,

wherein the cover dielectric is formed from a field oxide.

14. The semiconductor integrated circuit structure of claim 11 ,

wherein the cover-dielectric is formed from a field oxide.

Assignments (7)
CORRECTIVE ASSIGNMENT TO CORRECT THE THIRD ASSIGNOR NAME PREVIOUSLY RECORDED AT REEL: 040000 FRAME: 0751. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT . Recorded Nov 9, 2016
From: PALSULE, CHINTAMANI; STANBACK, JOHN H.; DUNGAN, THOMAS E.; CROOK, MARK D.
To: AGILENT TECHNOLOGIES, INC.
Reel/Frame 040581/0840 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 17, 2016
From: AVAGO TECHNOLOGIES IMAGING HOLDING CORPORATION
To: MICRON TECHNOLOGY, INC.
Reel/Frame 040381/0347 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 13, 2016
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES SENSOR IP PTE. LTD.
Reel/Frame 040350/0541 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 13, 2016
From: AGILENT TECHNOLOGIES, INC.
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 040350/0280 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 12, 2016
From: PALSULE, CHINTAMANI; STANBACK, JOHN H.; DUNCAN, THOMAS E.; CROOK, MARK D.
To: AGILENT TECHNOLOGIES, INC.
Reel/Frame 040000/0751 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 27, 2009
From: MICRON TECHNOLOGY, INC.
To: APTINA IMAGING CORPORATION
Reel/Frame 023159/0424 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 30, 2008
From: MICRON TECHNOLOGY, INC.
To: APTINA IMAGING CORPORATION
Reel/Frame 021760/0953 →